Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
Menu
Product
Email
PDF
Order now
ADS1299-x Low-Noise, 4-, 6-, 8-Channel, 24-Bit, Analog-to-Digital Converter for EEG and Biopotential Measurements
SBAS499C
July 2012 – January 2017
ADS1299
,
ADS1299-4
,
ADS1299-6
PRODUCTION DATA.
CONTENTS
SEARCH
ADS1299-x Low-Noise, 4-, 6-, 8-Channel, 24-Bit, Analog-to-Digital Converter for EEG and Biopotential Measurements
1
Features
2
Applications
3
Description
4
Revision History
5
Device Comparison
6
Pin Configuration and Functions
7
Specifications
7.1
Absolute Maximum Ratings
7.2
ESD Ratings
7.3
Recommended Operating Conditions
7.4
Thermal Information
7.5
Electrical Characteristics
7.6
Timing Requirements: Serial Interface
7.7
Switching Characteristics: Serial Interface
7.8
Typical Characteristics
8
Parametric Measurement Information
8.1
Noise Measurements
9
Detailed Description
9.1
Overview
9.2
Functional Block Diagram
9.3
Feature Description
9.3.1
Analog Functionality
9.3.1.1
Input Multiplexer
9.3.1.1.1
Device Noise Measurements
9.3.1.1.2
Test Signals (TestP and TestN)
9.3.1.1.3
Temperature Sensor (TempP, TempN)
9.3.1.1.4
Supply Measurements (MVDDP, MVDDN)
9.3.1.1.5
Lead-Off Excitation Signals (LoffP, LoffN)
9.3.1.1.6
Auxiliary Single-Ended Input
9.3.1.2
Analog Input
9.3.1.3
PGA Settings and Input Range
9.3.1.3.1
Input Common-Mode Range
9.3.1.3.2
Input Differential Dynamic Range
9.3.1.3.3
ADC ΔΣ Modulator
9.3.1.3.4
Reference
9.3.2
Digital Functionality
9.3.2.1
Digital Decimation Filter
9.3.2.1.1
Sinc Filter Stage (sinx / x)
9.3.2.2
Clock
9.3.2.3
GPIO
9.3.2.4
ECG and EEG Specific Features
9.3.2.4.1
Input Multiplexer (Rerouting the BIAS Drive Signal)
9.3.2.4.2
Input Multiplexer (Measuring the BIAS Drive Signal)
9.3.2.4.3
Lead-Off Detection
9.3.2.4.3.1
DC Lead-Off
9.3.2.4.3.2
AC Lead-Off (One Time or Periodic)
9.3.2.4.4
Bias Lead-Off
9.3.2.4.5
Bias Drive (DC Bias Circuit)
9.3.2.4.5.1
Bias Configuration with Multiple Devices
9.4
Device Functional Modes
9.4.1
Start
9.4.1.1
Settling Time
9.4.2
Reset (RESET)
9.4.3
Power-Down (PWDN)
9.4.4
Data Retrieval
9.4.4.1
Data Ready (DRDY)
9.4.4.2
Reading Back Data
9.4.5
Continuous Conversion Mode
9.4.6
Single-Shot Mode
9.5
Programming
9.5.1
Data Format
9.5.2
SPI Interface
9.5.2.1
Chip Select (CS)
9.5.2.2
Serial Clock (SCLK)
9.5.2.3
Data Input (DIN)
9.5.2.4
Data Output (DOUT)
9.5.3
SPI Command Definitions
9.5.3.1
Sending Multi-Byte Commands
9.5.3.2
WAKEUP: Exit STANDBY Mode
9.5.3.3
STANDBY: Enter STANDBY Mode
9.5.3.4
RESET: Reset Registers to Default Values
9.5.3.5
START: Start Conversions
9.5.3.6
STOP: Stop Conversions
9.5.3.7
RDATAC: Read Data Continuous
9.5.3.8
SDATAC: Stop Read Data Continuous
9.5.3.9
RDATA: Read Data
9.5.3.10
RREG: Read From Register
9.5.3.11
WREG: Write to Register
9.6
Register Maps
9.6.1
User Register Description
9.6.1.1
ID: ID Control Register (address = 00h) (reset = xxh)
9.6.1.2
CONFIG1: Configuration Register 1 (address = 01h) (reset = 96h)
9.6.1.3
CONFIG2: Configuration Register 2 (address = 02h) (reset = C0h)
9.6.1.4
CONFIG3: Configuration Register 3 (address = 03h) (reset = 60h)
9.6.1.5
LOFF: Lead-Off Control Register (address = 04h) (reset = 00h)
9.6.1.6
CHnSET: Individual Channel Settings (n = 1 to 8) (address = 05h to 0Ch) (reset = 61h)
9.6.1.7
BIAS_SENSP: Bias Drive Positive Derivation Register (address = 0Dh) (reset = 00h)
9.6.1.8
BIAS_SENSN: Bias Drive Negative Derivation Register (address = 0Eh) (reset = 00h)
9.6.1.9
LOFF_SENSP: Positive Signal Lead-Off Detection Register (address = 0Fh) (reset = 00h)
9.6.1.10
LOFF_SENSN: Negative Signal Lead-Off Detection Register (address = 10h) (reset = 00h)
9.6.1.11
LOFF_FLIP: Lead-Off Flip Register (address = 11h) (reset = 00h)
9.6.1.12
LOFF_STATP: Lead-Off Positive Signal Status Register (address = 12h) (reset = 00h)
9.6.1.13
LOFF_STATN: Lead-Off Negative Signal Status Register (address = 13h) (reset = 00h)
9.6.1.14
GPIO: General-Purpose I/O Register (address = 14h) (reset = 0Fh)
9.6.1.15
MISC1: Miscellaneous 1 Register (address = 15h) (reset = 00h)
9.6.1.16
MISC2: Miscellaneous 2 (address = 16h) (reset = 00h)
9.6.1.17
CONFIG4: Configuration Register 4 (address = 17h) (reset = 00h)
10
Applications and Implementation
10.1
Application Information
10.1.1
Unused Inputs and Outputs
10.1.2
Setting the Device for Basic Data Capture
10.1.2.1
Lead-Off
10.1.2.2
Bias Drive
10.1.3
Establishing the Input Common-Mode
10.1.4
Multiple Device Configuration
10.1.4.1
Cascaded Mode
10.1.4.2
Daisy-Chain Mode
10.2
Typical Application
10.2.1
Design Requirements
10.2.2
Detailed Design Procedure
10.2.3
Application Curves
11
Power Supply Recommendations
11.1
Power-Up Sequencing
11.2
Connecting the Device to Unipolar (5 V and 3.3 V) Supplies
11.3
Connecting the Device to Bipolar (±2.5 V and 3.3 V) Supplies
12
Layout
12.1
Layout Guidelines
12.2
Layout Example
13
Device and Documentation Support
13.1
Documentation Support
13.1.1
Related Documentation
13.2
Related Links
13.3
Receiving Notification of Documentation Updates
13.4
Community Resources
13.5
Trademarks
13.6
Electrostatic Discharge Caution
13.7
Glossary
14
Mechanical, Packaging, and Orderable Information
IMPORTANT NOTICE
Package Options
Mechanical Data (Package|Pins)
PAG|64
MTQF006A
Thermal pad, mechanical data (Package|Pins)
PAG|64
QFND323A
Orderable Information
sbas499c_oa
sbas499c_pm
search
No matches found.
Full reading width
Full reading width
Comfortable reading width
Expanded reading width
Card for each section
Card with all content