ZHCSG01C
February 2017 – August 2018
DRV8320
,
DRV8320R
,
DRV8323
,
DRV8323R
PRODUCTION DATA.
1
特性
2
应用
3
说明
简化原理图
4
修订历史记录
5
Device Comparison Table
6
Pin Configuration and Functions
Pin Functions—32-Pin DRV8320 Devices
Pin Functions—40-Pin DRV8320R Devices
Pin Functions—40-Pin DRV8323 Devices
Pin Functions—48-Pin DRV8323R Devices
7
Specifications
7.1
Absolute Maximum Ratings
7.2
ESD Ratings
7.3
Recommended Operating Conditions
7.4
Thermal Information
7.5
Electrical Characteristics
7.6
SPI Timing Requirements
7.7
Typical Characteristics
8
Detailed Description
8.1
Overview
8.2
Functional Block Diagram
8.3
Feature Description
8.3.1
Three Phase Smart Gate Drivers
8.3.1.1
PWM Control Modes
8.3.1.1.1
6x PWM Mode (PWM_MODE = 00b or MODE Pin Tied to AGND)
8.3.1.1.2
3x PWM Mode (PWM_MODE = 01b or MODE Pin = 47 kΩ to AGND)
8.3.1.1.3
1x PWM Mode (PWM_MODE = 10b or MODE Pin = Hi-Z)
8.3.1.1.4
Independent PWM Mode (PWM_MODE = 11b or MODE Pin Tied to DVDD)
8.3.1.2
Device Interface Modes
8.3.1.2.1
Serial Peripheral Interface (SPI)
8.3.1.2.2
Hardware Interface
8.3.1.3
Gate Driver Voltage Supplies
8.3.1.4
Smart Gate Drive Architecture
8.3.1.4.1
IDRIVE: MOSFET Slew-Rate Control
8.3.1.4.2
TDRIVE: MOSFET Gate Drive Control
8.3.1.4.3
Propagation Delay
8.3.1.4.4
MOSFET VDS Monitors
8.3.1.4.5
VDRAIN Sense Pin
8.3.2
DVDD Linear Voltage Regulator
8.3.3
Pin Diagrams
8.3.4
Low-Side Current Sense Amplifiers (DRV8323 and DRV8323R Only)
8.3.4.1
Bidirectional Current Sense Operation
8.3.4.2
Unidirectional Current Sense Operation (SPI only)
8.3.4.3
Auto Offset Calibration
8.3.4.4
MOSFET VDS Sense Mode (SPI Only)
8.3.5
Step-Down Buck Regulator
8.3.5.1
Fixed Frequency PWM Control
8.3.5.2
Bootstrap Voltage (CB)
8.3.5.3
Output Voltage Setting
8.3.5.4
Enable nSHDN and VIN Undervoltage Lockout
8.3.5.5
Current Limit
8.3.5.6
Overvoltage Transient Protection
8.3.5.7
Thermal Shutdown
8.3.6
Gate Driver Protective Circuits
8.3.6.1
VM Supply Undervoltage Lockout (UVLO)
8.3.6.2
VCP Charge Pump Undervoltage Lockout (CPUV)
8.3.6.3
MOSFET VDS Overcurrent Protection (VDS_OCP)
8.3.6.3.1
VDS Latched Shutdown (OCP_MODE = 00b)
8.3.6.3.2
VDS Automatic Retry (OCP_MODE = 01b)
8.3.6.3.3
VDS Report Only (OCP_MODE = 10b)
8.3.6.3.4
VDS Disabled (OCP_MODE = 11b)
8.3.6.4
VSENSE Overcurrent Protection (SEN_OCP)
8.3.6.4.1
VSENSE Latched Shutdown (OCP_MODE = 00b)
8.3.6.4.2
VSENSE Automatic Retry (OCP_MODE = 01b)
8.3.6.4.3
VSENSE Report Only (OCP_MODE = 10b)
8.3.6.4.4
VSENSE Disabled (OCP_MODE = 11b or DIS_SEN = 1b)
8.3.6.5
Gate Driver Fault (GDF)
8.3.6.6
Thermal Warning (OTW)
8.3.6.7
Thermal Shutdown (OTSD)
8.4
Device Functional Modes
8.4.1
Gate Driver Functional Modes
8.4.1.1
Sleep Mode
8.4.1.2
Operating Mode
8.4.1.3
Fault Reset (CLR_FLT or ENABLE Reset Pulse)
8.4.2
Buck Regulator Functional Modes
8.4.2.1
Continuous Conduction Mode (CCM)
8.4.2.2
Eco-mode Control Scheme
8.5
Programming
8.5.1
SPI Communication
8.5.1.1
SPI
8.5.1.1.1
SPI Format
8.6
Register Maps
Table 1.
DRV832xS and DRV832xRS Register Map
8.6.1
Status Registers
8.6.1.1
Fault Status Register 1 (address = 0x00)
Table 11.
Fault Status Register 1 Field Descriptions
8.6.1.2
Fault Status Register 2 (address = 0x01)
Table 12.
Fault Status Register 2 Field Descriptions
8.6.2
Control Registers
8.6.2.1
Driver Control Register (address = 0x02)
Table 14.
Driver Control Field Descriptions
8.6.2.2
Gate Drive HS Register (address = 0x03)
Table 15.
Gate Drive HS Field Descriptions
8.6.2.3
Gate Drive LS Register (address = 0x04)
Table 16.
Gate Drive LS Register Field Descriptions
8.6.2.4
OCP Control Register (address = 0x05)
Table 17.
OCP Control Field Descriptions
8.6.2.5
CSA Control Register (DRV8323x Only) (address = 0x06)
Table 18.
CSA Control Field Descriptions
9
Application and Implementation
9.1
Application Information
9.2
Typical Application
9.2.1
Primary Application
9.2.1.1
Design Requirements
9.2.1.2
Detailed Design Procedure
9.2.1.2.1
External MOSFET Support
9.2.1.2.1.1
Example
9.2.1.2.2
IDRIVE Configuration
9.2.1.2.2.1
Example
9.2.1.2.3
VDS Overcurrent Monitor Configuration
9.2.1.2.3.1
Example
9.2.1.2.4
Sense Amplifier Bidirectional Configuration (DRV8323 and DRV8323R)
9.2.1.2.4.1
Example
9.2.1.2.5
Buck Regulator Configuration (DRV8320R and DRV8323R)
9.2.1.3
Application Curves
9.2.2
Alternative Application
9.2.2.1
Design Requirements
9.2.2.2
Detailed Design Procedure
9.2.2.2.1
Sense Amplifier Unidirectional Configuration
9.2.2.2.1.1
Example
10
Power Supply Recommendations
10.1
Bulk Capacitance Sizing
11
Layout
11.1
Layout Guidelines
11.1.1
Buck-Regulator Layout Guidelines
11.2
Layout Example
12
器件和文档支持
12.1
器件支持
12.1.1
器件命名规则
12.2
文档支持
12.2.1
相关文档
12.3
相关链接
12.4
接收文档更新通知
12.5
社区资源
12.6
商标
12.7
静电放电警告
12.8
术语表
13
机械、封装和可订购信息
封装选项
机械数据 (封装 | 引脚)
RGZ|48
MPQF123F
散热焊盘机械数据 (封装 | 引脚)
RGZ|48
QFND031W
订购信息
zhcsg01c_oa
zhcsg01c_pm
1
特性
三个半桥栅极驱动器
可驱动 3 个高侧和 3 个低侧 N 沟道 MOSFET (NMOS)
智能栅极驱动架构
可调转换率控制
10mA 至 1A 峰值拉电流
20mA 至 2A 峰值灌电流
集成栅极驱动器电源
支持 100% PWM 占空比
高侧电荷泵
低侧线性稳压器
6V 至 60V 工作电压范围
可选集成式降压稳压器
LMR16006X
SIMPLE SWITCHER®
4V 至 60V 工作电压范围
0.8V 至 60V、600mA 输出能力
三个可选集成式电流检测放大器 (CSA)
可调增益(5、10、20、40 V/V)
双向或单向支持
提供有 SPI 和硬件接口
6x、3x、1x 和独立的 PWM 模式
支持 1.8V、3.3V 和 5V 逻辑输入
低功耗睡眠模式 (
12µA
)
3.3V、30mA 线性稳压器
紧凑型 QFN 封装和尺寸
采用
电源块
的高效系统设计
集成式保护 特性
VM 欠压闭锁 (UVLO)
电荷泵欠压 (CPUV)
MOSFET 过流保护 (OCP)
栅极驱动器故障 (GDF)
热警告和热关断 (OTW/OTSD)
故障状态指示器 (nFAULT)