The
SN74AHCT126-Q1 device is a quadruple bus buffer gate featuring independent line
drivers with 3-state outputs. Each output is disabled when the associated
output-enable (OE) input is low. When OE is high, the respective gate passes the
data from the A input to its Y output.
To ensure the high-impedance state
during power up or power down, OE should be tied to GND through a pulldown resistor;
the minimum value of the resistor is determined by the current-sourcing capability
of the driver.
The
SN74AHCT126-Q1 device is a quadruple bus buffer gate featuring independent line
drivers with 3-state outputs. Each output is disabled when the associated
output-enable (OE) input is low. When OE is high, the respective gate passes the
data from the A input to its Y output.
To ensure the high-impedance state
during power up or power down, OE should be tied to GND through a pulldown resistor;
the minimum value of the resistor is determined by the current-sourcing capability
of the driver.