Home Logic & voltage translation Flip-flops, latches & registers D-type flip-flops
Home
Logic & voltage translation
Flip-flops, latches & registers
D-type flip-flops

SN74AUC1G74

ACTIVE

Single Positive-Edge-Triggered D-Type Flip-Flop with Clear and Preset

Order now
Data sheet

SN74AUC1G74

ACTIVE
Data sheet Order now

Product details

Number of channels 1 Technology family AUC Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 275 IOL (max) (mA) 9 IOH (max) (mA) -9 Supply current (max) (µA) 10 Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Operating temperature range (°C) -40 to 85 Rating Catalog
Number of channels 1 Technology family AUC Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 275 IOL (max) (mA) 9 IOH (max) (mA) -9 Supply current (max) (µA) 10 Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Operating temperature range (°C) -40 to 85 Rating Catalog
VSSOP (DCU) 8 6.2 mm² (2 mm × 3.1 mm) DSBGA (YZP) 8 2.8125 mm² (— mm × — mm) UQFN (RSE) 8 2.25 mm² (1.5 mm × 1.5 mm) SSOP (DCT) 8 11.8 mm² (2.95 mm × 4 mm)
  • Available in the Texas Instruments NanoFree™ Package
  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • Ioff Supports Partial-Power-Down Mode Operation
  • Sub-1-V Operable
  • Max tpd of 1.5 ns at 1.8 V
  • Low Power Consumption, 10-µA Max ICC
  • ±8-mA Output Drive at 1.8 V
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

NanoFree Is a trademark of Texas Instruments
  • Available in the Texas Instruments NanoFree™ Package
  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • Ioff Supports Partial-Power-Down Mode Operation
  • Sub-1-V Operable
  • Max tpd of 1.5 ns at 1.8 V
  • Low Power Consumption, 10-µA Max ICC
  • ±8-mA Output Drive at 1.8 V
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

NanoFree Is a trademark of Texas Instruments

This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, the CLR input overrides the PRE input when they are both low.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, the CLR input overrides the PRE input when they are both low.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
filter Find other D-type flip-flops
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device.
SN74LVC2G74-Q1 ACTIVE Automotive Catalog Single Positive-Edge-Triggered D-Type Flip-Flop with Clear and Preset Voltage range 1.65V to 5.5V, average propagation delay 5.5ns, average drive strength 24mA
SN74AUP2G79 ACTIVE Low-Power Dual Positive-Edge-Triggered D-Type Flip-Flop Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G32 ACTIVE 2-ch, 2-input 0.8-V to 3.6-V low-power (< 1uA) OR gate Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP3G34 ACTIVE 3-ch, 0.8-V to 3.6-V low power buffers Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G00 ACTIVE 2-ch, 2-input, 0.8-V to 3.6-V low power NAND gates Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G02 ACTIVE 2-ch, 2-input, 0.8-V to 3.6-V low power NOR gates Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74LVC1G99-Q1 ACTIVE Automotive Catalog Ultra-Configurable Multi-Function Gate With 3-State Outputs Voltage range 1.65V to 5.5V, average propagation delay 5.5ns, average drive strength 24mA
SN74AUP3G14 ACTIVE 3-ch, 0.8-V to 3.6-V low power inverters with Schmitt-Trigger inputs Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G126 ACTIVE 2-ch, 0.8-V to 3.6-V low power buffers with 3-state outputs Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G240 ACTIVE 2-ch, 0.8-V to 3.6-V low power inverters with 3-state outputs Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G08 ACTIVE 2-ch, 2-input 0.8-V to 3.6-V low power (< 1uA) AND gate Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74LVC2G74 ACTIVE Single Positive-Edge-Triggered D-Type Flip-Flop with Clear and Preset Voltage range 1.65V to 5.5V, average propagation delay 5.5ns, average drive strength 24mA
SN74AUP2G125 ACTIVE 2-ch, 0.8-V to 3.6-V low power buffers with 3-state outputs Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G241 ACTIVE 2-ch, 0.8-V to 3.6-V low power buffers with 3-state outputs Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP3G04 ACTIVE 3-ch, 0.8-V to 3.6-V low power inverters Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP1G74 ACTIVE Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74LVC1G74 ACTIVE Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset Voltage range 1.65V to 5.5V, average propagation delay 5.5ns, average drive strength 24mA

Technical documentation

No results found. Please clear your search and try again.
View all 2
Top documentation Type Title Format options Date
* Data sheet SN74AUC1G74 datasheet (Rev. D) Jun 25, 2007
Application note Power-Up Behavior of Clocked Devices (Rev. B) PDF | HTML Dec 15, 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic evaluation module for 5-pin to 8-pin DCK, DCT, DCU, DRL and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
User guide: PDF
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

HSPICE MODEL OF SN74AUC1G74

SCEJ201.ZIP (94 KB) - HSpice model
Supported products & hardware
Simulation model

SN74AUC1G74 IBIS Model (Rev. A)

SCEM396 (298 KB) - IBIS model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
VSSOP (DCU) 8 Ultra Librarian
DSBGA (YZP) 8 Ultra Librarian
UQFN (RSE) 8 Ultra Librarian
SSOP (DCT) 8 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos