The SN74LV8T541-Q1 contains eight non-inverting
buffers with 3-state outputs. The active low output
enable pins (/OE1 and /OE2) control all eight channels,
and are configured so that both must be low for the
outputs to be active.
The input is designed with a reduced threshold circuit
to support up translation when the supply voltage
is larger than the input voltage. Additionally, the 5V
tolerant input pins enable down translation when the
input voltage is larger than the supply voltage. The
output level is always referenced to the supply voltage
(VCC) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS
levels.
The SN74LV8T541-Q1 contains eight non-inverting
buffers with 3-state outputs. The active low output
enable pins (/OE1 and /OE2) control all eight channels,
and are configured so that both must be low for the
outputs to be active.
The input is designed with a reduced threshold circuit
to support up translation when the supply voltage
is larger than the input voltage. Additionally, the 5V
tolerant input pins enable down translation when the
input voltage is larger than the supply voltage. The
output level is always referenced to the supply voltage
(VCC) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS
levels.