Home Logic & voltage translation Buffers, drivers & transceiver Inverting buffers & drivers
Home
Logic & voltage translation
Buffers, drivers & transceiver
Inverting buffers & drivers

SN74LVC2GU04

ACTIVE

2-ch, 1.65-V to 5.5-V inverters

Order now
Data sheet

SN74LVC2GU04

ACTIVE
Data sheet Order now

Product details

Technology family LVC Number of channels 2 IOL (max) (mA) 32 IOH (max) (mA) -32 Supply current (max) (µA) 10 Input type Standard CMOS Output type Push-Pull Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Unbuffered, Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LVC Number of channels 2 IOL (max) (mA) 32 IOH (max) (mA) -32 Supply current (max) (µA) 10 Input type Standard CMOS Output type Push-Pull Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Unbuffered, Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 125
DSBGA (YZP) 6 2.1875 mm² (— mm × — mm) SOT-SC70 (DCK) 6 4.2 mm² (2 mm × 2.1 mm) SOT-23 (DBV) 6 8.12 mm² (2.9 mm × 2.8 mm)
  • Available in the Texas Instruments NanoFree Package
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 3.7 ns at 3.3 V
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce)
    <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot)
    >2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
  • Can Be Used as a Down Translator to Translate Inputs From a Max of 5.5 V Down to the VCC Level
  • Unbuffered Outputs
  • Latch-Up Performance Exceeds 100 mA Per
    JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • Available in the Texas Instruments NanoFree Package
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 3.7 ns at 3.3 V
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce)
    <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot)
    >2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
  • Can Be Used as a Down Translator to Translate Inputs From a Max of 5.5 V Down to the VCC Level
  • Unbuffered Outputs
  • Latch-Up Performance Exceeds 100 mA Per
    JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

This dual inverter is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC2GU04 device contains two inverters with unbuffered outputs and performs the Boolean function Y = A.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This dual inverter is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC2GU04 device contains two inverters with unbuffered outputs and performs the Boolean function Y = A.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.
filter Find other Inverting buffers & drivers
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Drop-in replacement with upgraded functionality to the compared device.
SN74LVC2GU04-Q1 ACTIVE Automotive 2-ch, 1.65-V to 5.5-V inverters New Automotive-Grade Device
Pin-for-pin with same functionality to the compared device.
SN74AUP2G04 ACTIVE 2-ch, 0.8-V to 3.6-V low power inverters Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUC2G04 ACTIVE 2-ch, 0.8-V to 2.7-V high speed inverters Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA

Technical documentation

No results found. Please clear your search and try again.
View all 2
Top documentation Type Title Format options Date
* Data sheet Dual Inverter Gate--SN74LVC2GU04 datasheet (Rev. N) Dec 12, 2013
Application brief Generate a Clock Signal from a Crystal Oscillator PDF | HTML Oct 8, 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic evaluation module for 5-pin to 8-pin DCK, DCT, DCU, DRL and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
User guide: PDF
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

SN74LVC2GU04 Behavioral SPICE Model

SCEM608.ZIP (7 KB) - PSpice model
Supported products & hardware
Simulation model

SN74LVC2GU04 HSpice Model

SCEM550.ZIP (100 KB) - HSpice model
Supported products & hardware
Simulation model

SN74LVC2GU04 IBIS Model

SCEM249.ZIP (45 KB) - IBIS model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
DSBGA (YZP) 6 Ultra Librarian
SOT-SC70 (DCK) 6 Ultra Librarian
SOT-23 (DBV) 6 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos