Select a version

Select a version

No results found. Please clear your search and try again.

ADS98XX-FPGA-EXAMPLE-CODE

ADS98xx FPGA interface example code

Select a version
No results found. Please clear your search and try again.
Latest version
Version: 1.1.0
Release date: 08 Feb 2024
download

ADS98xx_verilog_source_v1.1.0.zip  — 43 K

Source code archive

MD5 checksum
Products
Precision ADCs
ADS9817 — Eight-channel, 18-bit, 2-MSPS/ch dual simultaneous-sampling ADC with integrated analog front end ADS9813 — Eight-channel, 18-bit, 2-MSPS/ch simultaneous sampling ADC with integrated analog front end

Documentation

open-in-new

Manifest

Manifest

Release Information

Verilog modules for interfacing to the ADS98xx.

What's new

  • v1.0.0 - Initial release
  • v1.1.0 - Moved posedge_detect module to it own file and updated coding-style