Home Interface HDMI, DisplayPort & MIPI ICs
Home
Interface
HDMI, DisplayPort & MIPI ICs

TVP70025I

ACTIVE

Triple 10-Bit 90-MSPS Video and Graphics Digitizer With Horizontal PLL

Order now
Data sheet

TVP70025I

ACTIVE
Data sheet Order now

Product details

Type HDMI Companion Rating Catalog Operating temperature range (°C) -40 to 85
Type HDMI Companion Rating Catalog Operating temperature range (°C) -40 to 85
HTQFP (PZP) 100 256 mm² 16 x 16
  • Analog Channels
    • –6-dB to 6-dB Analog Gain
    • Analog Input Multiplexers (MUXs)
    • Automatic Video Clamp
    • Three Digitizing Channels, Each With Independently Controllable Clamp, Gain, Offset, and Analog-to-Digital Converter (ADC)
    • Clamping: Selectable Clamping Between Bottom Level and Mid Level
    • Offset: 1024-Step Programmable RGB or YPbPr Offset Control
    • Gain: 8-Bit Programmable Gain Control
    • ADC: 10-Bit 90-MSPS A/D Converter
    • Automatic Level Control (ALC) Circuit
    • Composite Sync: Integrated Sync-on-Green Extraction From Green/Luminance Channel
    • Support for DC- and AC-Coupled Input Signals
    • Programmable Video Bandwidth Control
    • Supports Component Video Standards 480i, 576i, 480p, 576p, 720p, and 1080i
    • Supports PC Graphics Inputs up to 90 MSPS
    • Programmable RGB-to-YCbCr Color Space Conversion
  • Horizontal Phase-Locked Loop (PLL)
    • Fully Integrated Horizontal PLL for Pixel Clock Generation
    • 9-MHz to 90-MHz Pixel Clock Generation From HSYNC Input
    • Adjustable Horizontal PLL Loop Bandwidth for Minimum Jitter
    • 5-Bit Programmable Subpixel Accurate Positioning of Sampling Phase
  • Output Formatter
    • Supports 20-bit 4:2:2 Outputs With Embedded Syncs
    • Support for RGB/YCbCr 4:4:4 and YCbCr 4:2:2 Output Modes to Reduce Board Traces
    • Dedicated DATACLK Output With Programmable Output Polarity for Easy Latching of Output Data
  • System
    • Industry-Standard Normal/Fast I2C Interface With Register Readback Capability
    • Space-Saving 100-Pin TQFP Package
    • Thermally-Enhanced PowerPAD Package for Better Heat Dissipation
    • Industrial Temperature Range –40°C to 85°C
  • Analog Channels
    • –6-dB to 6-dB Analog Gain
    • Analog Input Multiplexers (MUXs)
    • Automatic Video Clamp
    • Three Digitizing Channels, Each With Independently Controllable Clamp, Gain, Offset, and Analog-to-Digital Converter (ADC)
    • Clamping: Selectable Clamping Between Bottom Level and Mid Level
    • Offset: 1024-Step Programmable RGB or YPbPr Offset Control
    • Gain: 8-Bit Programmable Gain Control
    • ADC: 10-Bit 90-MSPS A/D Converter
    • Automatic Level Control (ALC) Circuit
    • Composite Sync: Integrated Sync-on-Green Extraction From Green/Luminance Channel
    • Support for DC- and AC-Coupled Input Signals
    • Programmable Video Bandwidth Control
    • Supports Component Video Standards 480i, 576i, 480p, 576p, 720p, and 1080i
    • Supports PC Graphics Inputs up to 90 MSPS
    • Programmable RGB-to-YCbCr Color Space Conversion
  • Horizontal Phase-Locked Loop (PLL)
    • Fully Integrated Horizontal PLL for Pixel Clock Generation
    • 9-MHz to 90-MHz Pixel Clock Generation From HSYNC Input
    • Adjustable Horizontal PLL Loop Bandwidth for Minimum Jitter
    • 5-Bit Programmable Subpixel Accurate Positioning of Sampling Phase
  • Output Formatter
    • Supports 20-bit 4:2:2 Outputs With Embedded Syncs
    • Support for RGB/YCbCr 4:4:4 and YCbCr 4:2:2 Output Modes to Reduce Board Traces
    • Dedicated DATACLK Output With Programmable Output Polarity for Easy Latching of Output Data
  • System
    • Industry-Standard Normal/Fast I2C Interface With Register Readback Capability
    • Space-Saving 100-Pin TQFP Package
    • Thermally-Enhanced PowerPAD Package for Better Heat Dissipation
    • Industrial Temperature Range –40°C to 85°C

The TVP70025I is a complete solution for digitizing video and graphic signals in RGB or YPbPr color spaces. The device supports pixel rates up to 90 MHz. Therefore, it can be used for PC graphics digitizing up to WXGA (1440 × 900) resolution at a 60-Hz screen refresh rate, and in video environments for the digitizing of digital TV formats, including HDTV up to 1080i.

The TVP70025I is powered from 3.3-V and 1.8-V supply and integrates a triple high-performance analog-to-digital (A/D) converter with clamping functions and variable gain, independently programmable for each channel. The clamp timing window is provided by an external pulse or can be generated internally. The TVP70025I includes analog slicing circuitry on the SOG inputs to support sync-on-luminance or sync-on-green extraction. In addition, TVP70025I can extract discrete HSYNC and VSYNC from composite sync using a sync slicer.

The TVP70025I also contains a complete horizontal phase-locked loop (PLL) block to generate a pixel clock from the HSYNC input. Pixel clock output frequencies range from 9 MHz to 90 MHz.

All programming of the device is done via an industry-standard I2C interface, which supports both reading and writing of register settings. The TVP70025I is available in a space-saving 100-pin TQFP PowerPAD package.

The TVP70025I is a complete solution for digitizing video and graphic signals in RGB or YPbPr color spaces. The device supports pixel rates up to 90 MHz. Therefore, it can be used for PC graphics digitizing up to WXGA (1440 × 900) resolution at a 60-Hz screen refresh rate, and in video environments for the digitizing of digital TV formats, including HDTV up to 1080i.

The TVP70025I is powered from 3.3-V and 1.8-V supply and integrates a triple high-performance analog-to-digital (A/D) converter with clamping functions and variable gain, independently programmable for each channel. The clamp timing window is provided by an external pulse or can be generated internally. The TVP70025I includes analog slicing circuitry on the SOG inputs to support sync-on-luminance or sync-on-green extraction. In addition, TVP70025I can extract discrete HSYNC and VSYNC from composite sync using a sync slicer.

The TVP70025I also contains a complete horizontal phase-locked loop (PLL) block to generate a pixel clock from the HSYNC input. Pixel clock output frequencies range from 9 MHz to 90 MHz.

All programming of the device is done via an industry-standard I2C interface, which supports both reading and writing of register settings. The TVP70025I is available in a space-saving 100-pin TQFP PowerPAD package.
filter Find other HDMI, DisplayPort & MIPI ICs
Download View video with transcript Video
No design support from TI available

This product does not have ongoing design support from TI for new projects, such as new content or software updates. If available, you will find relevant collateral, software and tools in the product folder. You can also search for archived information in the TI E2ETM support forums.

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet TVP70025I Triple 10-Bit 90-MSPS Video and Graphics Digitizer With Horizontal PLL datasheet (Rev. C) 24 Apr 2013
Application note TVP7002 PCB Layout Guidelines 16 Jun 2010

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Software programming tool

SLEC025 — TVP70025I Setup Files

Supported products & hardware

Supported products & hardware

Products
HDMI, DisplayPort & MIPI ICs
TVP70025I — Triple 10-Bit 90-MSPS Video and Graphics Digitizer With Horizontal PLL
Download
Support software

SLEC029 — TVP7002 + THS8200 EVM Kit Setup

Supported products & hardware

Supported products & hardware

Products
HDMI, DisplayPort & MIPI ICs
THS8200 — Triple 10-bit all format video DAC TVP7002 — Triple 8/10-bit, 165/110MSPS Video ADC TVP70025I — Triple 10-Bit 90-MSPS Video and Graphics Digitizer With Horizontal PLL
Download
Calculation tool

SLEC027 — TVP7002, TVP70025i PLL Worksheet

Supported products & hardware

Supported products & hardware

Products
HDMI, DisplayPort & MIPI ICs
TVP7002 — Triple 8/10-bit, 165/110MSPS Video ADC TVP70025I — Triple 10-Bit 90-MSPS Video and Graphics Digitizer With Horizontal PLL
Download
Schematic

TVP70025I PZP OrCAD Symbol

SLER011.ZIP (2 KB)
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View Options
Package Pins CAD symbols, footprints & 3D models
HTQFP (PZP) 100 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos