产品详情

Configuration Serial-in, Parallel-out Bits (#) 8 Technology family LS Supply voltage (min) (V) 4.75 Supply voltage (max) (V) 5.25 Input type Bipolar Output type Push-Pull Clock frequency (MHz) 25 IOL (max) (mA) 24 IOH (max) (mA) -2.6 Supply current (max) (µA) 65000 Features High speed (tpd 10-50ns) Operating temperature range (°C) 0 to 70 Rating Catalog
Configuration Serial-in, Parallel-out Bits (#) 8 Technology family LS Supply voltage (min) (V) 4.75 Supply voltage (max) (V) 5.25 Input type Bipolar Output type Push-Pull Clock frequency (MHz) 25 IOL (max) (mA) 24 IOH (max) (mA) -2.6 Supply current (max) (µA) 65000 Features High speed (tpd 10-50ns) Operating temperature range (°C) 0 to 70 Rating Catalog
PDIP (N) 16 181.42 mm² 19.3 x 9.4
  • 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
  • Choice of Output Configurations:
    'LS594 . . . Buffered
    'LS599 . . . Open-Collector
  • Guaranteed Shift Frequeny:
    DC to 20 MHz
  • Independent Direct-Overriding Clears on Shift and Storage Registers
  • 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
  • Choice of Output Configurations:
    'LS594 . . . Buffered
    'LS599 . . . Open-Collector
  • Guaranteed Shift Frequeny:
    DC to 20 MHz
  • Independent Direct-Overriding Clears on Shift and Storage Registers

These devices each contain an 8-bit D-type sorage register. The storage register has buffered ('LS594) or open-collector ('LS599) outputs. Separate clocks and direct-overriding clears are provided on both the shift and storage registers. A shift output (QH') is provided for cascading purposes.

Both the shift register and the storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register will always be one clock pulse ahead of the storage register.

These devices each contain an 8-bit D-type sorage register. The storage register has buffered ('LS594) or open-collector ('LS599) outputs. Separate clocks and direct-overriding clears are provided on both the shift and storage registers. A shift output (QH') is provided for cascading purposes.

Both the shift register and the storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register will always be one clock pulse ahead of the storage register.

下载

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相同,且具有相同引脚
CD74ACT164 正在供货 8 位串行输入/并行输出移位寄存器 Shorter average propagation delay (8ns), higher average drive strength (24mA)

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 1
类型 标题 下载最新的英语版本 日期
* 数据表 8-Bit Shift Registers With Output Latches 数据表 1988年 3月 1日

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训