TXG4041-Q1
- Supports DC ground shifts up to ±40V
- AC Noise Rejection up to 130VPP at 1MHz and CMTI of 1kV/µs
- Low Prop Delay (8.5ns max) and Ch-Ch Skew (2ns max)
- 100Mbps data rate
- Low power consumption (0.7mA per channel at 1Mbps, 1.8V)
- Fully configurable dual-rail design allows each port to operate from 1.71V to 5.5V
- 4, 2, 1 channel devices with multiple configurations will be available
- Two device variants:
- TXG4041: 3 forward, 1 reverse
- TXG4042: 2 forward, 2 reverse
- Supports VCC disconnect feature (I/Os are forced into high-Z)
- Schmitt-trigger inputs allows for slow and noisy signals
- Inputs with integrated static pull-down resistors prevent channels from floating
- Operating temperature from –40°C to +125°C
- Latch-up performance exceeds 100mA per JESD 78, class II
- ESD protection exceeds JESD 22
- 2000V human-body model
- 500V charged-device model
- Package option: RUC (X2QFN-14)
The TXG404x-Q1 is a 4-bit, fixed direction, non-galvanic based voltage and ground-level translator that can support both logic-level shifting between 1.71V to 5.5V and ground-level shifting up to ±40V. Compared to traditional level shifters, the TXG404x-Q1 family can solve the challenges of voltage translation across different ground levels. The Simplified Block Diagram shows a common use case where there is a DC shift between GNDA to GNDB due to parasitic resistance or capacitance.
VCCA is referenced to GNDA and VCCB is referenced to GNDB. Ax pins are referenced to VCCA logic levels while Bx pins are referenced to VCCB logic levels. Both A port and B port can accept voltages from 1.71V to 5.5V. This device includes two enable pins that can place the respective outputs in a high-impedance state when the OE pin is connected to GND or left floating. In the event of input power or signal loss, the output is default low when OE is High (refer to ). The max leakage between GNDA and GNDB is 2µA when VCC to GND is shorted.
The TXG404x-Q1 device helps improve noise immunity and power sequencing across different ground domains while providing low power consumption, latency and channel-to-channel skew. It can supress noise levels at 130VPP up to 1MHz (Figure 6-1). This device can support multiple interfaces such as SPI, UART, GPIO, and I2S.
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | TXG404x-Q1 4-Bit, ± 40V Ground-Level Translator 数据表 | PDF | HTML | 2025年 2月 18日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
封装 | 引脚 | CAD 符号、封装和 3D 模型 |
---|---|---|
X2QFN (RUC) | 14 | Ultra Librarian |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点