ホーム データ・コンバータ A/D コンバータ (ADC) 高精度 ADC
ホーム
データ・コンバータ
A/D コンバータ (ADC)
高精度 ADC

TLV1562

アクティブ

マルチプレクサ搭載、分解能と速度また変換モードがプログラマブル、自動またはソフトウェア制御のパワーダウン、10 ビット、2MSPS、クワッド・チャネル (構成可能) ADC

ご注文はこちら
データシート

TLV1562

アクティブ
データシート ご注文はこちら

製品詳細

Resolution (Bits) 10 Sample rate (max) (ksps) 2000 Number of input channels 4 Interface type Parallel Architecture Pipeline Input type Differential, Single-ended Multichannel configuration Multiplexed Rating Catalog Reference mode External Input voltage range (max) (V) 3 Input voltage range (min) (V) 0.8 Features Oscillator Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 13.5 Analog supply (min) (V) 2.7 Analog supply voltage (max) (V) 5.5 SNR (dB) 58.1 Digital supply (min) (V) 2.7 Digital supply (max) (V) 5.5
Resolution (Bits) 10 Sample rate (max) (ksps) 2000 Number of input channels 4 Interface type Parallel Architecture Pipeline Input type Differential, Single-ended Multichannel configuration Multiplexed Rating Catalog Reference mode External Input voltage range (max) (V) 3 Input voltage range (min) (V) 0.8 Features Oscillator Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 13.5 Analog supply (min) (V) 2.7 Analog supply voltage (max) (V) 5.5 SNR (dB) 58.1 Digital supply (min) (V) 2.7 Digital supply (max) (V) 5.5
SOIC (DW) 28 184.37 mm² 17.9 x 10.3 TSSOP (PW) 28 62.08 mm² 9.7 x 6.4
  • 2 MSPS Max Throughput at 10 Bit (Single Channel), ±1 LSB DNL, ±1 LSB INL MAX
  • 3 MSPS Max Throughput at 8 Bit (Single Channel), ±1 LSB DNL, ±1 LSB INL MAX
  • 7 MSPS Max Throughput at 4 Bit (Single Channel), ±0.4 LSB DNL, ±0.4 LSB INL MAX
  • No Missing Code for External Clock Up to 15 MHz at 5.5 V, 12 MHz at 2.7 V
  • ENOB 9.4 Bit, SINAD 57.8 dB, SFDR
    -70.8 dB, THD -68.8 dB, at fi = 800 kHz,
    10 Bit
  • Wide Input Bandwidth for Undersampling (75 MHz at 1 dB, >120 MHz at -3 dB) at
    Rs = 1 k
  • Software Programmable Power Down, (1 uA), Auto Powerdown (120 uA)
  • Single Wide Range Supply 2.7 VDC to 5.5 VDC
  • Low Supply Current 11 mA at 5.5 V, 10 MHz; 7 mA at 2.7 V, 8 MHz Operating
  • Simultaneous Sample and Hold:
  • Dual Sample and Hold Matched Channels
  • Multi Chip Simultaneous Sample and Hold Capable
  • Programmable Conversion Modes: Interrupt-Driven for Shorter Latency Continuous Modes Optimized for MIPS Sensitive DSP Solutions
  • Built-In Internal/System Mid-Scale Error Calibration
  • Built-In Mux With 2 Differential or 4 Single-Ended Input Channels
  • Low Input Capacitance (10 pF Max Fixed, 1 pF Max Switching)
  • DSP/u P-Compatible Parallel Interface
  • 2 MSPS Max Throughput at 10 Bit (Single Channel), ±1 LSB DNL, ±1 LSB INL MAX
  • 3 MSPS Max Throughput at 8 Bit (Single Channel), ±1 LSB DNL, ±1 LSB INL MAX
  • 7 MSPS Max Throughput at 4 Bit (Single Channel), ±0.4 LSB DNL, ±0.4 LSB INL MAX
  • No Missing Code for External Clock Up to 15 MHz at 5.5 V, 12 MHz at 2.7 V
  • ENOB 9.4 Bit, SINAD 57.8 dB, SFDR
    -70.8 dB, THD -68.8 dB, at fi = 800 kHz,
    10 Bit
  • Wide Input Bandwidth for Undersampling (75 MHz at 1 dB, >120 MHz at -3 dB) at
    Rs = 1 k
  • Software Programmable Power Down, (1 uA), Auto Powerdown (120 uA)
  • Single Wide Range Supply 2.7 VDC to 5.5 VDC
  • Low Supply Current 11 mA at 5.5 V, 10 MHz; 7 mA at 2.7 V, 8 MHz Operating
  • Simultaneous Sample and Hold:
  • Dual Sample and Hold Matched Channels
  • Multi Chip Simultaneous Sample and Hold Capable
  • Programmable Conversion Modes: Interrupt-Driven for Shorter Latency Continuous Modes Optimized for MIPS Sensitive DSP Solutions
  • Built-In Internal/System Mid-Scale Error Calibration
  • Built-In Mux With 2 Differential or 4 Single-Ended Input Channels
  • Low Input Capacitance (10 pF Max Fixed, 1 pF Max Switching)
  • DSP/u P-Compatible Parallel Interface

The TLV1562 is a 10-bit CMOS low-power, high-speed programmable resolution analog-to-digital converter based on a low-power recyclic architecture. The unique architecture delivers a throughput up to 2 MSPS (million samples per second) at 10-bit resolution. The programmable resolution allows a higher conversion throughput as a tradeoff of lower resolution. A high speed 3-state parallel port directly interfaces to a digital signal processor (DSP) or microprocessor (uP) system data bus. D0 through D9 are the digital output terminals with D0 being the least significant bit (LSB). The TLV1562 is designed to operate for a wide range of supply voltages (2.7 V to 5.5 V) with very low power consumption (11 mA maximum at 5.5 V, 10 MHz CLKIN). The power saving feature is further enhanced with a software power-down feature (1 uA maximum) and auto power-down (1 uA maximum) feature.

Many programmable features make this device a flexible general-purpose data converter. The device can be configured as either four single-ended inputs to maximize the capacity or two differential inputs to improve noise immunity. The internal system clock (SYSCLK) may come from either an internally generated OSC or an external clock source (CLKIN). Four different modes of conversion are available for different applications. The interrupt driven modes are mostly suitable for asynchronous applications, while the continuous modes take advantage of the high speed nature of a pipelined architecture. A pair of built-in sample-and-hold amplifiers allow simultaneous sampling of two input channels. This makes the TLV1562 perfect for communication applications. Conversion is started by the RD\ signal, which can also be used for reading data, to maximize the throughput. Conversion can be started either by the RD\ or CSTART\ signal when the device is operating in the interrupt-driven modes. The dedicated conversion start pin, CSTART\, provides a mechanism to simultaneously sample and convert multiple channels when multiple converters are used in an application.

The converter incorporates a pair of differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. Other features such as low input capacitance (10 pF) and very wide input bandwidth (75 MHz) make this device a perfect digital signal processing (DSP) companion for mobile communication applications. A switched-capacitor design allows low-error conversion over the full operating free-air temperature range.

The features that make this device truly a DSP friendly converter include: 1) programmable continuous conversion modes, 2) programmable 2s complement output code format, and 3) programmable resolution. The TLV1562 is offered in both 28-pin TSSOP and SOIC packages. The TLV1562C is characterized for operation from 0°C to 70°C. The TLV1562I is characterized for operation over the full industrial temperature range of -40°C to 85°C.

The TLV1562 is a 10-bit CMOS low-power, high-speed programmable resolution analog-to-digital converter based on a low-power recyclic architecture. The unique architecture delivers a throughput up to 2 MSPS (million samples per second) at 10-bit resolution. The programmable resolution allows a higher conversion throughput as a tradeoff of lower resolution. A high speed 3-state parallel port directly interfaces to a digital signal processor (DSP) or microprocessor (uP) system data bus. D0 through D9 are the digital output terminals with D0 being the least significant bit (LSB). The TLV1562 is designed to operate for a wide range of supply voltages (2.7 V to 5.5 V) with very low power consumption (11 mA maximum at 5.5 V, 10 MHz CLKIN). The power saving feature is further enhanced with a software power-down feature (1 uA maximum) and auto power-down (1 uA maximum) feature.

Many programmable features make this device a flexible general-purpose data converter. The device can be configured as either four single-ended inputs to maximize the capacity or two differential inputs to improve noise immunity. The internal system clock (SYSCLK) may come from either an internally generated OSC or an external clock source (CLKIN). Four different modes of conversion are available for different applications. The interrupt driven modes are mostly suitable for asynchronous applications, while the continuous modes take advantage of the high speed nature of a pipelined architecture. A pair of built-in sample-and-hold amplifiers allow simultaneous sampling of two input channels. This makes the TLV1562 perfect for communication applications. Conversion is started by the RD\ signal, which can also be used for reading data, to maximize the throughput. Conversion can be started either by the RD\ or CSTART\ signal when the device is operating in the interrupt-driven modes. The dedicated conversion start pin, CSTART\, provides a mechanism to simultaneously sample and convert multiple channels when multiple converters are used in an application.

The converter incorporates a pair of differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. Other features such as low input capacitance (10 pF) and very wide input bandwidth (75 MHz) make this device a perfect digital signal processing (DSP) companion for mobile communication applications. A switched-capacitor design allows low-error conversion over the full operating free-air temperature range.

The features that make this device truly a DSP friendly converter include: 1) programmable continuous conversion modes, 2) programmable 2s complement output code format, and 3) programmable resolution. The TLV1562 is offered in both 28-pin TSSOP and SOIC packages. The TLV1562C is characterized for operation from 0°C to 70°C. The TLV1562I is characterized for operation over the full industrial temperature range of -40°C to 85°C.
filter その他の 高精度 ADC を検索
ダウンロード

お客様が関心を持ちそうな類似品

open-in-new 代替品と比較
比較対象デバイスと類似の機能
ADS7863A アクティブ 2 回路、2MSPS、12 ビット、2+2 または 3+3 チャネル、同時サンプリング SAR ADC Higher resolution, different architecture, different interface

技術資料

star =TI が選定したこの製品の主要ドキュメント
結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
1 をすべて表示
種類 タイトル 最新の英語版をダウンロード 日付
* データシート Low Power, Dual Sample-and-Hold Parallel Analog-to-Digital Converters データシート 1998年 9月 25日

購入と品質

記載されている情報：
  • RoHS
  • REACH
  • デバイスのマーキング
  • リード端子の仕上げ / ボールの原材料
  • MSL 定格 / ピーク リフロー
  • MTBF/FIT 推定値
  • 使用原材料
  • 認定試験結果
  • 継続的な信頼性モニタ試験結果
記載されている情報：
  • ファブの拠点
  • 組み立てを実施した拠点

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

投稿されたすべてのフォーラムトピック (英語) を表示

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​