Select a version

Select a version

No results found. Please clear your search and try again.

CLOCK-PERFDATA-DESIGN

Clock performance data and register settings for clock generators, network synchronizers, jitter cleaners, and other clocking devices.

Select a version
No results found. Please clear your search and try again.
Latest version
Version: 2026-2-24
Release date: Feb 24, 2026
Products
Clock network synchronizers
LMK5B12212 — Ultra-low-jitter, 12-output, one DPLL, two APLL network synchronizer with integrated 2.5-GHz BAW VCO LMK5B33216 — 16-output, three DPLL and APLL, network synchronizer with integrated 2.5-GHz bulk-acoustic-wave VCO LMK5B33414 — 14-output, three DPLL and APLL, network synchronizer with integrated 2.5-GHz bulk-acoustic-wave VCO LMK5C22212A — Three DPLL, two APLL, two-input and 12-output network synchronizer with BAW VCO  LMK5C22212AS1 — Three DPLL, two APLL, two-input, 12-output network synchronizer with BAW VCO and IEEE-1588 support LMK5C33216A — Three DPLL, three APLL, two-input and 16-output network synchronizer with JESD204B/C and BAW VCO LMK5C33216AS1 — Three DPLL, three APLL, two-input and 16-output network synchronizer with BAW VCO IEEE-1588 support LMK5C33414A — Three DPLL, three APLL, four-input and 14-output network synchronizer with JESD204B/C and BAW VCO LMK5C33414AS1 — Three DPLL, three APLL, four-input and 14-output network synchronizer with BAW VCO IEEE-1588 support

Documentation

open-in-new

LMK5B33216_ConfigurationAndData_REF_is_25MHzSML01_XO_is_48MHzSMB100A_OUT_is_625MHz.zip

open-in-new

LMK5C33216A_Configuration_ROM0_to_ROM8.zip

open-in-new

LMK5B33216_Configuration_ROM0_to_ROM8.zip

open-in-new

LMK5B33216_ConfigurationAndData_REF_is_25MHzSML01_XO_is_48MHzLMK6C_OUT_is_625MHz.zip

open-in-new

LMK5B33216_ConfigurationAndData_REF_is_None_XO_is_48MHzSMA100B_OUT_is_312.5MHz.zip

open-in-new

LMK5C33414A_Config_REF_is_1PPS_XO_is_48MHz_OUT0_is_1PPS.zip

open-in-new

LMK5B33216_ConfigAndData_REF_is_None_XO_is_48MHzSMA100B_OUT_is_312.5MHz-156.25MHz.zip

open-in-new

LMK5B33216_ConfigAndData_REF_is_None_XO_is_48MHzSMA100B_OUT_is_312.5MHz-50MHz_A.zip

open-in-new

LMK5B33216_ConfigAndData_REF_is_None_XO_is_48MHzSMA100B_OUT_is_312.5MHz-50MHz_B.zip

open-in-new

SNR2Jitter_Curves.xlsx

Excel tool to simulate the effect of a clock's jitter on a converter's SNR

open-in-new

LMX2594_Phase_Noise_Curves.xlsx

open-in-new

LMX2820_Phase_Noise_Curves.zip

Phase noise curves of the LMX2820 from Fout = 50MHz to Fout = 22.5GHz across different charge pump currents and phase detector frequencies

open-in-new

LMK5C33216A_Example_Config_for_AFE8192.zip

open-in-new

CLOCK-PERFDATA-DESIGN_Release_Notes.pdf

Release Information

Added Data Files:


  • Added LMX2594 Data with varying phase detector frequencies
  • LMK5C33216A example config for AFE8192 frequency plan

What's new

  • Added LMX2594_Phase_Noise_Curves.xlsx
  • Added LMK5C33216A_Example_Config_for_AFE8192.zip