CDCE925
Programmable 2-PLL VCXO clock synthesizer with 2.5-V or 3.3-V LVCMOS outputs
CDCE925
- Member of Programmable Clock Generator Family
- CDCEx913: 1-PLL, 3 Outputs
- CDCEx925: 2-PLL, 5 Outputs
- CDCEx925: 3-PLL, 7 Outputs
- CDCEx949: 4-PLL, 9 Outputs
- In-System Programmability and EEPROM
- Serial Programmable Volatile Register
- Nonvolatile EEPROM to Store Customer Settings
- Flexible Input Clocking Concept
- External Crystal: 8 MHz to 32 MHz
- On-Chip VCXO: Pull Range ±150 ppm
- Single-Ended LVCMOS Up to 160 MHz
- Free Selectable Output Frequency Up to 230 MHz
- Low-Noise PLL Core
- PLL Loop Filter Components Integrated
- Low Period Jitter (Typical 60 ps)
- Separate Output Supply Pins
- CDCE925: 3.3 V and 2.5 V
- CDCEL925: 1.8 V
- Flexible Clock Driver
- Three User-Definable Control Inputs [S0/S1/S2], for Example, SSC Selection, Frequency Switching, Output Enable, or Power Down
- Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth®, WLAN, Ethernet™, and GPS
- Generates Common Clock Frequencies Used With TI-DaVinci™, OMAP™, DSPs
- Programmable SSC Modulation
- Enables 0-PPM Clock Generation
- 1.8-V Device Power Supply
- Wide Temperature Range: –40°C to 85°C
- Packaged in TSSOP
- Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)
- APPLICATIONS
- D-TVs, STBs, IP-STBs, DVD Players, DVD Recorders, and Printers
All other trademarks are the property of their respective owners
The CDCE925 and CDCEL925 are modular PLL-based low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to five output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using up to two independent configurable PLLs.
The CDCEx925 has a separate output supply pin, VDDOUT, which is 1.8 V for CDCEL925 and 2.5 V to 3.3 V for CDCE925.
The input accepts an external crystal or LVCMOS clock signal. In case of a crystal input, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal, that is, PWM signal.
The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, Bluetooth, Ethernet, GPS), or interface (USB, IEEE1394, memory stick) clocks from a 27-MHz reference input frequency, for example.
All PLLs support SSC (spread-spectrum clocking). SSC can be center-spread or down-spread clocking, which is a common technique to reduce electromagnetic interference (EMI).
Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic of each PLL.
The device supports nonvolatile EEPROM programming for easy customization of the device in the application. It is preset to a factory default configuration and can be reprogrammed to a different application configuration before it goes onto the PCB or reprogrammed by in-system programming. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.
Three, free programmable control inputs, S0, S1, and S2, can be used to select different frequencies, or change the SSC setting for lowering EMI, or other control features like outputs disable to low, outputs in high-impedance state, power down, PLL bypass, and so forth.
The CDCx925 operates in a 1.8-V environment and in a temperature range of –40°C to 85°C.
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | CDCE(L)925: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction datasheet (Rev. I) | PDF | HTML | 27 Oct 2016 |
Application note | VCXO Application Guideline for CDCE(L)9xx Family (Rev. A) | 23 Apr 2012 | ||
User guide | CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual (Rev. A) | 22 Nov 2010 | ||
User guide | CDCE(L)9xx Performance Evaluation Module (Rev. A) | 07 Jul 2010 | ||
Application note | General I2C / EEPROM usage for the CDCE(L)9xx family | 26 Jan 2010 | ||
Application note | Troubleshooting I2C Bus Protocol | 19 Oct 2009 | ||
Application note | Usage of I2C for CDCE(L)949, CDCE(L)937, CDCE(L)925, CDCE(L)913 | 23 Sep 2009 | ||
User guide | CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual | 09 Dec 2008 | ||
Application note | Generating Low Phase-Noise Clocks for Audio Data Converters from Low Frequency | 31 Mar 2008 | ||
Application note | Practical consideration on choosing a crystal for CDCE(L)9xx family | 24 Mar 2008 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
CDCE925PERF-EVM — CDCE925 Performance Evaluation Module
The CDCE925Perf-Evaluation Module allows the verification of the functionality and performance of CDCE925 and CDCEL925 with the options of crystal and 1.8 V LVCMOS inputs. The outputs can be connected to the Oscilloscope directly with SMA cables.
CDCEL9XXPROGEVM — CDCE(L)949 Family EEPROM Programming Board
The clock generator CDCE(L)949 family has integrated EEPROM that allows the default frequency settings to be saved upon start up. CDCEL9XXPROGEVM is a programming board that allows a fast programming of prototyping samples or small production quantities. It applies to all 8 devices in the family: (...)
DP83822EVM — DP83822I 10-Mbps & 100-Mbps Ethernet PHY evaluation module
The DP83822EVM supports 100BASE-FX, 100BASE-TX and 10BASE-Te. This design has been tested and validated at UNH for compliance. It is also emissions Class A certified and is rated to ±8-kV IEC61000-4-2 (contact discharge).
The DP83822EVM incudes two onboard status LEDs and a 5-V USB connector (...)
CDCE925SW-LINUX — Linux Driver for CDCE925
Linux Mainline Status
Available in Linux Main line: Yes
Available through git.ti.com: N/A
- cdce925
SCAC131 — Drivers for the CDCEL9xx programmer EVM
Supported products & hardware
Products
Clock generators
Hardware development
Evaluation board
CLOCKPRO — ClockPro Software
TI's ClockPro software allows users to program/configure the following devices in a friendly GUI interface:
- CDCE949
- CDCE937
- CDCE925
- CDCE913
- CDCE906
- CDCE706
- CDCEL949
- CDCEL937
- CDCEL925
- CDCEL913
It is intended to be used with the evaluation modules of the above devices.
Supported products & hardware
Products
Clock generators
Hardware development
Evaluation board
Software
Software programming tool
SCAC073 — TI-Pro-Clock Programming Software
Supported products & hardware
Products
Clock generators
CLOCK-TREE-ARCHITECT — Clock tree architect programming software
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
Package | Pins | CAD symbols, footprints & 3D models |
---|---|---|
TSSOP (PW) | 16 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.