Home Logic & voltage translation Voltage translators & level shifters Fixed-direction voltage translators
Home
Logic & voltage translation
Voltage translators & level shifters
Fixed-direction voltage translators

SN74LV6T06

ACTIVE

1.8-V to 5.5-V single power supply 6-bit inverters with tri-state outputs

Order now
Data sheet

SN74LV6T06

ACTIVE
Data sheet Order now

Product details

Technology family LV1T Applications GPIO, SPI Bits (#) 6 Configuration 6 Ch A to B 0 Ch B to A High input voltage (min) (V) 1 High input voltage (max) (V) 5.5 Vout (min) (V) 1.65 Vout (max) (V) 5.5 Data rate (max) (Mbps) 200 IOH (max) (mA) -8 IOL (max) (mA) 8 Features Balanced outputs, Single supply Input type TTL-Compatible CMOS Output type Balanced CMOS, Open-drain Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LV1T Applications GPIO, SPI Bits (#) 6 Configuration 6 Ch A to B 0 Ch B to A High input voltage (min) (V) 1 High input voltage (max) (V) 5.5 Vout (min) (V) 1.65 Vout (max) (V) 5.5 Data rate (max) (Mbps) 200 IOH (max) (mA) -8 IOL (max) (mA) 8 Features Balanced outputs, Single supply Input type TTL-Compatible CMOS Output type Balanced CMOS, Open-drain Rating Catalog Operating temperature range (°C) -40 to 125
TSSOP (PW) 14 32 mm² 5 x 6.4 WQFN (BQA) 14 7.5 mm² 3 x 2.5
  • Wide operating range of 1.65 V to 5.5 V
  • 5.5-V tolerant input pins
  • LVxT enhanced inputs combined with open-drain outputs provide maximum voltage translation flexibility:
    • Over 6.67-Mbps operation, (R PU = 1 kΩ, C L = 30 pF)
    • Up translation from 1.2 V to 5 V with 1.8-V supply
    • Down translation from 5 V to 0.8 V or even less with any valid supply
  • 5.5-V tolerant input pins
  • Supports standard function pinout
  • Latch-up performance exceeds 250 mA per JESD 17
  • Wide operating range of 1.65 V to 5.5 V
  • 5.5-V tolerant input pins
  • LVxT enhanced inputs combined with open-drain outputs provide maximum voltage translation flexibility:
    • Over 6.67-Mbps operation, (R PU = 1 kΩ, C L = 30 pF)
    • Up translation from 1.2 V to 5 V with 1.8-V supply
    • Down translation from 5 V to 0.8 V or even less with any valid supply
  • 5.5-V tolerant input pins
  • Supports standard function pinout
  • Latch-up performance exceeds 250 mA per JESD 17

The SN74LV6T06 device contains six independent inverters with open-drain outputs. Each inverter performs the Boolean function Y = A in positive logic.

The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example, 1.2 V input to 1.8 V output or 1.8 V input to 3.3 V output). In addition, the 5-V tolerant input pins enable down translation (for example, 3.3 V to 2.5 V output).

The SN74LV6T06 device contains six independent inverters with open-drain outputs. Each inverter performs the Boolean function Y = A in positive logic.

The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example, 1.2 V input to 1.8 V output or 1.8 V input to 3.3 V output). In addition, the 5-V tolerant input pins enable down translation (for example, 3.3 V to 2.5 V output).
filter Find other Fixed-direction voltage translators
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet SN74LV6T06 Hex Open-Drain Inverters with Integrated Translation datasheet PDF | HTML 21 Aug 2023
Application note Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators PDF | HTML 02 Oct 2024
Application note Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators PDF | HTML 12 Jul 2024
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 03 Jul 2024
Application brief Enabling Modular PLC System Designs with Single-Supply Level Translation PDF | HTML 16 Apr 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Not available on TI.com
Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 14 Ultra Librarian
WQFN (BQA) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos