Home Interface I2C, I3C & SPI ICs I2C & SPI general-purpose I/Os (GPIOs)
Home
Interface
I2C, I3C & SPI ICs
I2C & SPI general-purpose I/Os (GPIOs)
NEW

TXE8116

ACTIVE

16-bit SPI bus I/O expander with interrupt, reset and I/O configurable registers

Order now
Data sheet

TXE8116

ACTIVE
Data sheet Order now

Product details

Number of I/Os 16 Features Configuration registers, Fail-safe, Interrupt pin, Reset pin Supply voltage (min) (V) 1.65 Supply voltage (max) (V) 5.5 Rating Catalog Frequency (max) (MHz) 10 Operating temperature range (°C) -40 to 125
Number of I/Os 16 Features Configuration registers, Fail-safe, Interrupt pin, Reset pin Supply voltage (min) (V) 1.65 Supply voltage (max) (V) 5.5 Rating Catalog Frequency (max) (MHz) 10 Operating temperature range (°C) -40 to 125
VSSOP (DGS) 24 29.89 mm² 6.1 x 4.9
  • Operating supply voltage range of 1.65V to 5.5V
  • Low standby current consumption of 2.3µA typical
  • SPI SCLK Frequency
    • 10MHz from 3.3V to 5.5V
    • 5MHz from 1.65V to 5.5V
  • SPI daisy-chain supported
  • SPI read and write with burst mode
  • Multi-port SPI command to configure multiple ports simultaneously
  • IOFF supported input port pins
  • Active-low reset input (RESET)
  • Open-drain active-low interrupt output (INT)
    • Interrupt mask and status per I/O
    • Interrupt status per port
  • Built-in fail-safe I/O feature
  • Individual I/O configuration for
    • Input and Output function
    • Polarity inversion
    • Output push-pull and open-drain selection
    • Integrated pull-up or pull-down selection
    • Bus-hold feature to maintain last I/O state
    • Glitch filter enable selection
  • Latched outputs with 10mA drive capability for directly driving LEDs
  • Latch-up performance exceeds 100mA per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 2000V Human-body model (A114-A)
    • 1000V Charged-device model (C101)
  • Operating supply voltage range of 1.65V to 5.5V
  • Low standby current consumption of 2.3µA typical
  • SPI SCLK Frequency
    • 10MHz from 3.3V to 5.5V
    • 5MHz from 1.65V to 5.5V
  • SPI daisy-chain supported
  • SPI read and write with burst mode
  • Multi-port SPI command to configure multiple ports simultaneously
  • IOFF supported input port pins
  • Active-low reset input (RESET)
  • Open-drain active-low interrupt output (INT)
    • Interrupt mask and status per I/O
    • Interrupt status per port
  • Built-in fail-safe I/O feature
  • Individual I/O configuration for
    • Input and Output function
    • Polarity inversion
    • Output push-pull and open-drain selection
    • Integrated pull-up or pull-down selection
    • Bus-hold feature to maintain last I/O state
    • Glitch filter enable selection
  • Latched outputs with 10mA drive capability for directly driving LEDs
  • Latch-up performance exceeds 100mA per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 2000V Human-body model (A114-A)
    • 1000V Charged-device model (C101)

The TXE8124 devices provide general purpose parallel input/output (I/O) expansion for the four wire Serial Peripheral Interface (SPI) protocol and is designed for 1.65V to 5.5V VCC operation. The TXE8124 supports both standard point-to-point communication along with daisy-chaining of multiple devices.

The device supports 10MHz from 3.3V to 5.5V and 5MHz from 1.65V to 5.5V. I/O expanders, such as the TXE8124, are designed for when additional I/Os are needed for switches, sensors, push-buttons, LEDs, and fans.

The TXE8124 devices has 3 I/O ports of 8 IOs each, which include additional features designed to enhance the I/O performance in terms of speed, power consumption, and flexibility. These include per I/O programmable open-drain or push-pull outputs, programmable pull-up and pull-down resistors, bus-hold latchable inputs, maskable interrupt, interrupt status register, glitch filter and a fail-safe register mode which is enabled by the FAIL-SAFE pin.

The TXE8124 devices provide general purpose parallel input/output (I/O) expansion for the four wire Serial Peripheral Interface (SPI) protocol and is designed for 1.65V to 5.5V VCC operation. The TXE8124 supports both standard point-to-point communication along with daisy-chaining of multiple devices.

The device supports 10MHz from 3.3V to 5.5V and 5MHz from 1.65V to 5.5V. I/O expanders, such as the TXE8124, are designed for when additional I/Os are needed for switches, sensors, push-buttons, LEDs, and fans.

The TXE8124 devices has 3 I/O ports of 8 IOs each, which include additional features designed to enhance the I/O performance in terms of speed, power consumption, and flexibility. These include per I/O programmable open-drain or push-pull outputs, programmable pull-up and pull-down resistors, bus-hold latchable inputs, maskable interrupt, interrupt status register, glitch filter and a fail-safe register mode which is enabled by the FAIL-SAFE pin.
filter Find other I2C & SPI general-purpose I/Os (GPIOs)
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Top documentation Type Title Format options Date
* Data sheet TXE8124 24-Bit SPI Bus I/O Expander with Interrupt Output, Reset Input, and I/O Configuration Registers datasheet PDF | HTML 09 Mar 2026
Application brief Understanding the SPI Bus PDF | HTML 22 Aug 2025

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

IO-EXP-ADAPTER-EVM — IO expander adapter evaluation module

The IO-EXP-ADAPTER-EVM is an evaluation module that can break away into four separate PCBs for testing and debugging. The IO-EXP-ADAPTER-EVM supports many package types from our I2C and SPI IO expander portfolio.
User guide: PDF | HTML
Not available on TI.com
Evaluation board

TXE81XXEVM — TXE81XX evaluation module

The TXE81XXEVM allows the evaluation of the TXE81XX family of SPI I/O expanders. This EVM supports TXE8116, TXE8124, and TXE8148 (16-bit, 24-bit, and 48-bit, respectively) in the leaded package type DGS(24 and 32) and DGG (56). The EVM provides access to many test points and headers to accompany (...)

User guide: PDF | HTML
Not available on TI.com
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View Options
Package Pins CAD symbols, footprints & 3D models
VSSOP (DGS) 24 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos