The ADC31RF80 device is a 14-bit, 3-GSPS, single-channel telecom receiver and feedback device that supports RF sampling with input frequencies up to 4 GHz and beyond. Designed for high signal-to-noise ratio (SNR), the ADC31RF80 delivers a noise spectral density of –155 dBFS/Hz as well as dynamic range over a large input frequency range. The buffered analog input with on-chip termination provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy.
The ADC31RF80 comes with a dual-band, digital down-converter (DDC) with up to three independent, 16-bit numerically-controlled oscillators (NCOs) per DDC for phase-coherent frequency hopping. Additionally, the ADC is equipped with front-end peak and RMS power detectors and alarm functions to support external automatic gain control (AGC) algorithms.
The ADC31RF80 supports the JESD204B serial interface with subclass 1-based deterministic latency using data rates up to 12.5 Gbps with up to four lanes. The device is offered in a 72-pin VQFN package (10 mm × 10 mm) and supports the industrial temperature range (–40°C to +85°C).
| 类型 | 标题 | 下载最新的英语版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 数据表 | ADC31RF80 3-GSPS Telecom Receiver and Feedback Device 数据表 | PDF | HTML | 2017年 8月 23日 | ||
| EVM 用户指南 | ADC32RFxxEVM User's Guide (Rev. E) | 2020年 1月 31日 | ||||
| 应用手册 | Configuration Files for ADC32RF45, ADC32RF83, and ADC32RF80 (Rev. B) | 2017年 9月 5日 |
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
ADC32RF80 评估模块 (EVM) 展示了具有 JESD204B 接口的双通道、3GSPS、14 位模数转换器 (ADC) 的性能。该 EVM 包含 ADC32RF80 器件、由 LMK04828 提供的 JESD204B 时钟和用于提供必需电压的 TI 电压稳压器。此 ADC 每个通道的输入默认连接到一个变压器输入电路，该电路可连接到 50Ω 单端信号源。
时钟基准输入通过变压器输入提供，而且时钟基准输入可连接到 50Ω 单端时钟源。可使用板载 LMK04828 生成必需的 JESD204B 时钟。
通过板载 USB 连接和基于 Windows® 的 GUI (...)
The JESD204 rapid design IP has been designed to enable FPGA engineers to achieve an accelerated path to a working JESD204 system. The IP has been architected in a way that downstream digital processing and other application logic are isolated from most of the performance- and timing-critical (...)
This Excel calculator provides system designers a way to simplify the design and debugging of direct RF-sampling receivers. It offers three functions: frequency planning, analog filtering, and decimation filter spur location.
In the concept phase, a frequency-planning tool enables fine tuning of (...)
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| VQFNP (RMP) | 72 | Ultra Librarian |
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。