SN54SC8T138-SEP
- Vendor item drawing available, VID V62/25622-01XE
- Radiation - Total Ionizing Dose (TID):
- TID characterized up to 50 krad(Si)
- TID performance assurance up to 30 krad(Si)
- Radiation Lot Acceptance Testing (RLAT) for every wafer lot up to 30 krad(Si)
- Radiation - Single-Event Effects (SEE):
- Single Event Latch-Up (SEL) immune up to 50 MeV-cm2/mg at 125°C
- Single Event Transient (SET) characterized up to LET = 50 MeV-cm2/mg
-
Wide operating range of 1.2V to 5.5V
-
Single-supply voltage translator:
-
Up translation:
-
1.2V to 1.8V
-
1.5V to 2.5V
-
1.8V to 3.3V
-
3.3V to 5.0V
-
-
Down translation:
- 5.0V, 3.3V, 2.5V to 1.8V
- 5.0V, 3.3V to 2.5V
- 5.0V to 3.3V
-
- 5.5V tolerant input pins
- Supports standard pinouts
- Up to 150Mbps with 5V or 3.3V VCC
- Latch-up performance exceeds 250mA per JESD 17
- Space enhanced plastic:
- Supports defense and aerospace applications
- Controlled baseline
- Au bondwire and NiPdAu lead finish
- Meets NASA ASTM E595 outgassing specification
- One fabrication, assembly, and test site
- Extended product life cycle
- Product traceability
The SN54SC8T138-SEP is a three to eight decoder with one standard output strobe (G2) and two active low output strobes (G1 and G0). When the outputs are gated by any of the strobe inputs, they are all forced into the high state. When the outputs are not disabled by the strobe inputs, only the selected output is low while all others are high. The output level is referenced to the supply voltage (VCC) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.
The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example, 1.2V input to 1.8V output or 1.8V input to 3.3V output). In addition, the 5V tolerant input pins enable down translation (for example, 3.3V to 2.5V output).
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | SN54SC8T138-SEP Radiation Tolerant, 3-line to 8-line Decoder/Demultiplexer With Logic Level Shifter 数据表 (Rev. A) | PDF | HTML | 2025年 1月 28日 | ||
应用简报 | TI 增强型航天塑料逻辑器件概述及在近地轨道卫星平台中的应 用 | PDF | HTML | 英语版 | PDF | HTML | 2024年 9月 11日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
14-24-LOGIC-EVM — 采用 14 引脚至 24 引脚 D、DB、DGV、DW、DYY、NS 和 PW 封装的逻辑产品通用评估模块
14-24-LOGIC-EVM 评估模块 (EVM) 设计用于支持采用 14 引脚至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。
14-24-NL-LOGIC-EVM — 采用 14 引脚至 24 引脚无引线封装的逻辑产品通用评估模块
14-24-EVM 是一款灵活的评估模块 (EVM),旨在支持具有 14 引脚至 24 引脚 BQA、BQB、RGY、RSV、RJW 或 RHL 封装的任何逻辑或转换器件。
封装 | 引脚 | CAD 符号、封装和 3D 模型 |
---|---|---|
TSSOP (PW) | 16 | Ultra Librarian |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点