DRV3263-Q1

プレビュー

車載、高精度電流センシング機能搭載、48V の各バッテリ向け、3 相ゲート ドライバ ユニット

製品詳細

Rating Automotive Architecture Gate driver Control interface 1xPWM, 3xPWM, 6xPWM, SPI Gate drive (A) 1 Vs (min) (V) 8 Vs ABS (max) (V) 85 Features (x1) PWM, (x3) PWM, Current sense Amplifier, SPI/I2C, Watchdog timer Operating temperature range (°C) -40 to 150 TI functional safety category Functional Safety-Compliant
Rating Automotive Architecture Gate driver Control interface 1xPWM, 3xPWM, 6xPWM, SPI Gate drive (A) 1 Vs (min) (V) 8 Vs ABS (max) (V) 85 Features (x1) PWM, (x3) PWM, Current sense Amplifier, SPI/I2C, Watchdog timer Operating temperature range (°C) -40 to 150 TI functional safety category Functional Safety-Compliant
VQFN (RGZ) 48 49 mm² 7 x 7
  • AEC-Q100 Test Guidance for automotive applications
    • Device ambient temperature: –40°C to +150°C
  • Functional Safety-Compliant
    • Developed for functional safety applications
    • Documentation to aid ISO 26262 system design will be available upon production release
    • Systematic capability up to ASIL D targeted
  • Three phase half-bridge gate driver
    • Drives six N-channel MOSFETs (NMOS)
    • 8 to 85V wide operating voltage range
    • Bootstrap architecture for high-side gate driver
    • 50mA average gate switching current enables driving 400nC MOSFETs at 20kHz
    • Trickle charge pump to support 100% PWM duty cycle and to generate overdrive supply
  • Cutoff driver
    • Drive N-channel MOSFET cutoff switches in multiple topologies
    • Two SPI-controllable channels (DRV3263A) or
    • One channel with SPI or HW pin control (DRV3263B)
  • Smart Gate Drive architecture
    • 15-level configurable peak gate drive current up to 1000 / 2000mA (source / sink)
    • Independently configurable pre-charge and pre-discharge regions
    • Configurable soft shutdown to minimize inductive voltage spikes during overcurrent shutdown
  • Low-side Current Sense Amplifier
    • Sub-1mV low input offset across temperature
    • 8-level adjustable gain
  • SPI-based detailed configuration and diagnostics with OTP memory to store default configuration settings
  • DRVOFF independent driver disable pin
  • High voltage wake up pin (nSLEEP)
  • 6x, 3x, 1x, and Independent PWM modes
  • Supports 3.3V and 5V logic inputs
  • Integrated protection features
    • Battery and power supply voltage monitors
    • MOSFET VDS and Rsense over current monitors
    • MOSFET VGS gate fault monitors
    • Analog Built-In Self-Test (ABIST)
    • Device thermal warning and shutdown
    • Fault condition indicator pin
  • AEC-Q100 Test Guidance for automotive applications
    • Device ambient temperature: –40°C to +150°C
  • Functional Safety-Compliant
    • Developed for functional safety applications
    • Documentation to aid ISO 26262 system design will be available upon production release
    • Systematic capability up to ASIL D targeted
  • Three phase half-bridge gate driver
    • Drives six N-channel MOSFETs (NMOS)
    • 8 to 85V wide operating voltage range
    • Bootstrap architecture for high-side gate driver
    • 50mA average gate switching current enables driving 400nC MOSFETs at 20kHz
    • Trickle charge pump to support 100% PWM duty cycle and to generate overdrive supply
  • Cutoff driver
    • Drive N-channel MOSFET cutoff switches in multiple topologies
    • Two SPI-controllable channels (DRV3263A) or
    • One channel with SPI or HW pin control (DRV3263B)
  • Smart Gate Drive architecture
    • 15-level configurable peak gate drive current up to 1000 / 2000mA (source / sink)
    • Independently configurable pre-charge and pre-discharge regions
    • Configurable soft shutdown to minimize inductive voltage spikes during overcurrent shutdown
  • Low-side Current Sense Amplifier
    • Sub-1mV low input offset across temperature
    • 8-level adjustable gain
  • SPI-based detailed configuration and diagnostics with OTP memory to store default configuration settings
  • DRVOFF independent driver disable pin
  • High voltage wake up pin (nSLEEP)
  • 6x, 3x, 1x, and Independent PWM modes
  • Supports 3.3V and 5V logic inputs
  • Integrated protection features
    • Battery and power supply voltage monitors
    • MOSFET VDS and Rsense over current monitors
    • MOSFET VGS gate fault monitors
    • Analog Built-In Self-Test (ABIST)
    • Device thermal warning and shutdown
    • Fault condition indicator pin

The DRV3263-Q1 is an integrated smart gate driver for 48V automotive three-phase BLDC applications. The device provides three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The DRV3263-Q1 generates the correct gate drive voltages using an external 12V supply and an integrated bootstrap diode for the high-side MOSFETs. A trickle charge pump allows for the gate drivers to support 100% PWM duty cycle control and provides overdrive gate drive voltage for driving external switches, which can be controlled through dedicated cutoff driver pins.

The DRV3263-Q1 provides low-side current sense amplifiers to support resistor based low-side current sensing. The low offset and low gain error of the amplifiers enable the system to obtain precise motor current measurements.

A wide range of diagnostics and protection features are integrated with the DRV3263-Q1, enabling a robust motor drive system design and reduce external components. The highly configurable device response allows the device to be integrated seamlessly into a variety of system designs.

The DRV3263-Q1 is an integrated smart gate driver for 48V automotive three-phase BLDC applications. The device provides three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The DRV3263-Q1 generates the correct gate drive voltages using an external 12V supply and an integrated bootstrap diode for the high-side MOSFETs. A trickle charge pump allows for the gate drivers to support 100% PWM duty cycle control and provides overdrive gate drive voltage for driving external switches, which can be controlled through dedicated cutoff driver pins.

The DRV3263-Q1 provides low-side current sense amplifiers to support resistor based low-side current sensing. The low offset and low gain error of the amplifiers enable the system to obtain precise motor current measurements.

A wide range of diagnostics and protection features are integrated with the DRV3263-Q1, enabling a robust motor drive system design and reduce external components. The highly configurable device response allows the device to be integrated seamlessly into a variety of system designs.

ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

star =TI が選定したこの製品の主要ドキュメント
結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
1 をすべて表示
上位の文書 タイプ タイトル フォーマットオプション 最新の英語版をダウンロード 日付
* データシート DRV3263-Q1 48V Battery 3-Phase Gate Driver Unit with Integrated Cutoff Drivers データシート PDF | HTML 2026年 3月 26日

設計と開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

パッケージ ピン数 CAD シンボル、フットプリント、および 3D モデル
VQFN (RGZ) 48 Ultra Librarian

購入と品質

記載されている情報:
  • RoHS
  • REACH
  • デバイスのマーキング
  • リード端子の仕上げ / ボールの原材料
  • MSL 定格 / ピーク リフロー
  • MTBF/FIT 推定値
  • 使用材料
  • 認定試験結果
  • 継続的な信頼性モニタ試験結果
記載されている情報:
  • ファブ拠点
  • アセンブリ拠点

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ