LM2103

ACTIVE

107-V, 0.5-A/0.8-A half-bridge gate driver with 8-V UVLO, dead time and inverting input pin.

alarmNotifications Order now

Product details

Bootstrap supply voltage (max) (V) 107 Power switch IGBT, MOSFET Input supply voltage (min) (V) 9 Input supply voltage (max) (V) 18 Peak output current (A) 0.65 Operating temperature range (°C) -40 to 125 Undervoltage lockout (typ) (V) 8 Rating Catalog Fall time (ns) 18 Iq (mA) 0.0333 Input threshold CMOS, TTL Channel input logic Inverting, Noninverting Switch node voltage (V) -1 Features Dead time control Driver configuration Single input
Bootstrap supply voltage (max) (V) 107 Power switch IGBT, MOSFET Input supply voltage (min) (V) 9 Input supply voltage (max) (V) 18 Peak output current (A) 0.65 Operating temperature range (°C) -40 to 125 Undervoltage lockout (typ) (V) 8 Rating Catalog Fall time (ns) 18 Iq (mA) 0.0333 Input threshold CMOS, TTL Channel input logic Inverting, Noninverting Switch node voltage (V) -1 Features Dead time control Driver configuration Single input
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Drives two N-channel MOSFETs in half-bridge configuration
  • 8-V typical undervoltage lockout on GVDD
  • 107-V absolute maximum voltage on BST
  • –19.5-V absolute maximum negative transient voltage handling on SH
  • 0.5-A/0.8-A peak source/sink currents
  • 475-ns typical fixed internal dead-time
  • Built-in cross conduction prevention
  • 115-ns typical propagation delay
  • Inverting input pin INL
  • Drives two N-channel MOSFETs in half-bridge configuration
  • 8-V typical undervoltage lockout on GVDD
  • 107-V absolute maximum voltage on BST
  • –19.5-V absolute maximum negative transient voltage handling on SH
  • 0.5-A/0.8-A peak source/sink currents
  • 475-ns typical fixed internal dead-time
  • Built-in cross conduction prevention
  • 115-ns typical propagation delay
  • Inverting input pin INL

The LM2103 is a compact, high-voltage gate driver designed to drive both the high-side and the low-side N-channel MOSFETs in a synchronous buck or a half-bridge configuration. The INL inverting input allows the driver to be used in either dual or single PWM input applications.

The fixed dead-time and the –1-V DC and –19.5-V transient negative voltage handling on the SH pin improve the system robustness in high noise applications. The LM2103 is available in an 8-pin SOIC package compatible with industry standard pinouts. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails for protection during power up and power down.

The LM2103 is a compact, high-voltage gate driver designed to drive both the high-side and the low-side N-channel MOSFETs in a synchronous buck or a half-bridge configuration. The INL inverting input allows the driver to be used in either dual or single PWM input applications.

The fixed dead-time and the –1-V DC and –19.5-V transient negative voltage handling on the SH pin improve the system robustness in high noise applications. The LM2103 is available in an 8-pin SOIC package compatible with industry standard pinouts. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails for protection during power up and power down.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Same functionality with different pin-out to the compared device
LM2104 ACTIVE 107-V, 0.5-A/0.8-A half-bridge gate driver with 8-V UVLO, dead time and shutdown Alternative pinout with shutdown pin

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 14
Type Title Date
* Data sheet LM2103 107-V, 0.5-A/0.8-A Half-Bridge Driver with 8-V UVLO, Dead Time, and Inverting Input datasheet (Rev. A) PDF | HTML 09 Aug 2023
Product overview LM2x0x: TI's First 2mm by 2mm Half-Bridge Gate Driver PDF | HTML 10 Apr 2025
Application note Mapping Application Requirements with the 120V Halfbridge Gate Driver PDF | HTML 04 Apr 2025
Application note Using Half-Bridge Gate Driver to Achieve 100% Duty Cycle for High Side FET PDF | HTML 25 Mar 2024
Application note Challenges and Solutions for Half-Bridge Gate Drivers in Bidirectional DC-DC Converters PDF | HTML 24 Jan 2024
Application note How to Choose a Gate Driver for DC Motor Drives PDF | HTML 05 Oct 2023
Application note Bootstrap Circuitry Selection for Half Bridge Configurations (Rev. A) PDF | HTML 08 Sep 2023
Application note Voltage Fed Full Bridge DC-DC & DC-AC Converter High-Freq Inverter Using C2000 (Rev. D) 07 Apr 2021
Application note Implementing High-Side Switches Using Half-Bridge Gate Drivers for 48-V Battery. 12 May 2020
Application brief External Gate Resistor Selection Guide (Rev. A) 28 Feb 2020
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 28 Feb 2020
Application brief Small Price Competitive 100-V Driver for 48-V BLDC Motor Drives 22 Oct 2019
Application note Maximizing DC/DC converter designs with UCC27282 18 Jan 2019
Application note UCC27282 Improving motor drive system robustness 11 Jan 2019

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

LM2105EVM — LM2105 evaluation module for 105-V half-bridge driver with integrated bootstrap diode

The LM2105 evaluation module (EVM) is a platform for evaluating LM2105 performance. LM2105 is a 105-V, boot-voltage, high-side, low-side driver with 0.5-A peak source and 0.8-A sink current for driving two N-channel metal–oxide–semiconductor field-effect transistors (MOSFETs). The same (...)

User guide: PDF | HTML
Simulation model

LM2103 PSpice Transient Model

SNVMCE3.ZIP (23 KB) - PSpice Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 8 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos