This reference design addresses synchronization design challenges associated with emerging 5G adapted applications like massive multiple input multiple output (mMIMO), phase array radar and communication payload. The typical RF front end contains antenna, low-noise amplifier (LNA), mixer, local oscillator (LO) in analog domain and analog-to-digital converter, numerical-controlled oscillator (NCO) and digital down converter (DDC) in digital domain. To achieve overall system synchronization, these digital blocks need to be synchronized with a system clock. This reference design uses ADC12DJ3200 data converter to achieve less than 5-ps channel-to-channel skew across multiple receiver with deterministic latency by synchronizing on-chip NCO with SYNC~ and uses noiseless aperture delay adjustment (tAD Adjust) feature to further reduce skew. This design also provides a very low-phase noise clocking based on LMX2594 wideband PLL and LMK04828 synthesizer and jitter cleaner.
Features
- Four-channel, 3.2-GSPS, 6-GHz high-speed analog front end
- On-chip NCO synchronization allows synchronization across multiple ADCs using SYNC~
- Multi-channel JESD204B-compliant clock
- JESD204B supporting eight, 16 or 32 JESD lanes and data rates up to 12.8 Gbps per lane
- Companion power reference design with a >85% efficiency at 12-V input