THS4531A
- Ultra Low-Power:
- Voltage: 2.5 V to 5.5 V
- Current: 250 µA
- Power-Down Mode: 0.5 µA (Typical)
- Fully Differential Architecture
- Bandwidth: 36 MHz (Av = 1 V/V)
- Slew Rate: 200 V/µs
- THD: –120 dBc at 1 kHz (1 VRMS, RL= 2 kΩ)
- Input Voltage Noise: 10 nV/√Hz (f = 1 kHz)
- High DC Accuracy:
- VOS: ±100 µV
- VOS Drift: ±3 µV/˚C (–40°C to +125°C)
- AOL: 114 dB
- Rail-to-Rail Output (RRO)
- Negative Rail Input (NRI)
- Output Common-Mode Control
- 8-Pin SOIC (D) and VSSOP (DGK)
- 10-Pin WQFN (RUN)
The THS4531A device is a low-power, fully differential amplifier with input common-mode range below the negative rail and rail-to-rail output. The device is designed for low-power data acquisition systems and high-density applications where power consumption and dissipation is critical.
The device features accurate output common-mode control that allows for DC coupling when driving analog-to-digital converters (ADCs). This control, coupled with the input common-mode range below the negative rail and rail-to-rail output, allows for easy interface from single-ended ground-referenced signal sources to successive-approximation registers (SARs), and delta-sigma (ΔΣ) ADCs using only single-supply 2.5-V to 5-V power. The THS4531A is also a valuable tool for general-purpose, low-power differential signal conditioning applications.
Technical documentation
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
THS4531ADGKEVM — THS4531ADGKEVM Evaluation Module
The THS4531ADGKEVM is designed to quickly and easily demonstrate the functionality and versatility of the amplifier. The EVM is ready to connect to power, signal source, and test instruments through the use of on-board connectors. The default amplifier configuration is single-ended input, (...)
THS4531A TINA-TI Reference Design (Rev. A)
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
TINA-TI — SPICE-based analog simulation program
TIDA-00176 — Interface to Sin/Cos Encoders with High-Resolution Position Interpolation Reference Design
The design utilizes a 16-bit dual sample ADC with drop-in compatible 14- or 12-bit versions available, (...)
TIDA-00178 — Interface to a Sin/Cos Encoder with Sitara AM437x Reference Design
The design utilizes a 16-bit dual sample ADC with drop-in compatible 14- or 12-bit versions available, (...)
TIDA-00202 — Interface to a HIPERFACE Position Encoder Reference Design
TIDA-00368 — Reference Design for Interfacing Current Output Hall Sensors and CTs with Differential ADC/MCU
TIDA-00187 — Extending Rail-to-Rail Output Range for Fully Differential Amplifiers to Include True Zero Volts
Package | Pins | CAD symbols, footprints & 3D models |
---|---|---|
SOIC (D) | 8 | Ultra Librarian |
VSSOP (DGK) | 8 | Ultra Librarian |
WQFN (RUN) | 10 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.