The CSD87381P NexFET™ power block II is a highly optimized design for synchronous buck applications offering high current and high efficiency capability in a small 3 mm × 2.5 mm outline. Optimized for 5 V gate drive applications, this product offers an efficient and flexible solution capable of providing a high density power supply when paired with any 5 V gate driver from an external controller/driver.
| Top documentation | Type | Title | Format options | Date |
|---|---|---|---|---|
| * | Data sheet | CSD87381P Synchronous Buck NexFET Power Block II datasheet (Rev. F) | PDF | HTML | Feb 24, 2015 |
| Application note | MOSFET Support and Training Tools (Rev. G) | PDF | HTML | Oct 27, 2025 | |
| Application note | Avoid Common Mistakes When Selecting And Designing With Power MOSFETs | PDF | HTML | Nov 6, 2024 | |
| Application note | Semiconductor and IC Package Thermal Metrics (Rev. D) | PDF | HTML | Mar 25, 2024 | |
| Application brief | Tips for Successfully Paralleling Power MOSFETs | PDF | HTML | May 31, 2022 | |
| White paper | Power management integrated buck controllers for distant point-of-load apps | Aug 14, 2015 | ||
| User guide | CSD87381PEVM-603 User's Guide (Rev. A) | Feb 6, 2014 | ||
| Design guide | Design Summary Power Block II | Apr 15, 2013 | ||
| Analog design Journal | Controlling switch-node ringing in synchronous buck converters | Apr 26, 2012 | ||
| Application note | Ringing Reduction Techniques for NexFET High Performance MOSFETs | Nov 16, 2011 |
For additional terms or required resources, click any title below to view the detail page where available.
MOSFET power loss calculator for synchronous boost converter applications.
PMP8962 is a compact dual 5.5A POL solution in 0.63" by 0.74" size. It showcases CSD87381P power block II with high efficiency and excellent thermal performnce. It has programmable frequency, soft-start, external compensation, adjustable current limit and OCP/OVP/OTP features. It is suitable for (...)
This reference design is a configurable power solution designed to handle the entire Xilinx® Zynq® UltraScale+ (ZU+) family of MPSoC devices across various use cases.
The various versions of the TPS65086x PMIC allow this design to power devices from the basic ZU2CG device with a dual-core Arm® (...)
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| PTAB (MPC) | 5 | Ultra Librarian |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.