Home Power management Linear & low-dropout (LDO) regulators
Home
Power management
Linear & low-dropout (LDO) regulators

TPS766

ACTIVE

 250-mA ultra-low IQ low-dropout voltage regulator

Order now
Data sheet

TPS766

ACTIVE
Data sheet Order now

Product details

Output options Adjustable Output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.5, 1.8, 2.5, 2.8, 3, 3.3, 5 Rating Catalog Noise (µVrms) 200 PSRR at 100 KHz (dB) 38 Iq (typ) (mA) 0.03 Thermal resistance θJA (°C/W) 112.6, 176 Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 3 Dropout voltage (Vdo) (typ) (mV) 140 Operating temperature range (°C) -40 to 125
Output options Adjustable Output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 10 Vin (min) (V) 2.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.5, 1.8, 2.5, 2.8, 3, 3.3, 5 Rating Catalog Noise (µVrms) 200 PSRR at 100 KHz (dB) 38 Iq (typ) (mA) 0.03 Thermal resistance θJA (°C/W) 112.6, 176 Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable, Power good Accuracy (%) 3 Dropout voltage (Vdo) (typ) (mV) 140 Operating temperature range (°C) -40 to 125
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Input voltage range:
    • Legacy chip: 2.7V to 10V (13.5V absolute max)
    • New chip: 2.5V to 16V (18V absolute max)
  • Output voltage range:
    • Legacy chip: 1.5V to 5V (fixed) and 1.25V to 5.5V (adjustable)
    • New chip: 1.2V to 12V (fixed) and 0.8V to 14.6V (adjustable)
  • Output current: Up to 250mA
  • Output accuracy:
    • Legacy chip: 3% over load and temperature
    • New chip: 1% over load and temperature
  • Low quiescent current (IQ):
    • Legacy chip: 35µA (typ) with no load
    • New chip: 55µA (typ) with no load
  • IQ (disabled state):
    • Legacy chip: 10µA (max)
    • New chip: 4µA (max)
  • Dropout voltage (new chip):
    • Up to 225mV (typ) at 250mA (TPS76650)
  • High PSRR (new chip): 46dB at 1MHz
  • Internal soft-start time (new chip): 750µs (typical)
  • Overcurrent limiting and thermal protection
  • Stable with a 2.2µF or larger capacitor (new chip)
  • Open-drain power-good
  • Package: 8-pin, 4.9mm × 6mm SOIC (D)
  • Input voltage range:
    • Legacy chip: 2.7V to 10V (13.5V absolute max)
    • New chip: 2.5V to 16V (18V absolute max)
  • Output voltage range:
    • Legacy chip: 1.5V to 5V (fixed) and 1.25V to 5.5V (adjustable)
    • New chip: 1.2V to 12V (fixed) and 0.8V to 14.6V (adjustable)
  • Output current: Up to 250mA
  • Output accuracy:
    • Legacy chip: 3% over load and temperature
    • New chip: 1% over load and temperature
  • Low quiescent current (IQ):
    • Legacy chip: 35µA (typ) with no load
    • New chip: 55µA (typ) with no load
  • IQ (disabled state):
    • Legacy chip: 10µA (max)
    • New chip: 4µA (max)
  • Dropout voltage (new chip):
    • Up to 225mV (typ) at 250mA (TPS76650)
  • High PSRR (new chip): 46dB at 1MHz
  • Internal soft-start time (new chip): 750µs (typical)
  • Overcurrent limiting and thermal protection
  • Stable with a 2.2µF or larger capacitor (new chip)
  • Open-drain power-good
  • Package: 8-pin, 4.9mm × 6mm SOIC (D)

The TPS766 is a low-dropout (LDO) linear voltage regulator that supports an input voltage range from 2.5V to 16V (new chip) and up to 250mA of load current. For the new chip, the supported output range is from 1.2V to 12V (fixed version) or from 0.8V to 14.6V (adjustable version).

The input voltage range is up to 16V (new chip), which makes the device a good choice for operating from transformer secondary windings and regulated rails (such as 10V or 12V). Additionally, the wide output voltage range allows the device to generate the bias voltage for silicon carbide (SiC) gate drivers and microphones, as well as power microcontrollers (MCUs) and processors.

Wide bandwidth PSRR performance is greater than 70dB at 1kHz and 46dB at 1MHz (new chip), which helps attenuate the switching frequency of an upstream DC/DC converter and minimizes post regulator filtering. The new chip supports internal soft-start circuit mechanism that reduces inrush current during start-up, thus allowing for smaller input capacitance.

The legacy chip supports constant quiescent current across the complete load current range (typically 35µA for the full range of output current, 0mA to 250mA).

The TPS766 LDO also features a sleep mode, where applying a TTL high signal to EN (enable) shuts down the regulator. In disabled mode, the quiescent current for the legacy chip is less than 1µA (typ) and the quiescent current for the new chip is approximately 1.6µA (typ).

Power-good (PG) is an active-high output used to implement a power-on reset or a low-battery indicator.

For the fixed-output version, The TPS766 provides an output range of 1.5V to 5.0V (legacy chip) and 1.2V to 12V (new chip). For the adjustable version, program the output voltage over the range of 1.25V to 5.5V (legacy chip) and 0.8V to 14.6V (new chip). The TPS766 is available in an 8-pin SOIC package.

The TPS766 is a low-dropout (LDO) linear voltage regulator that supports an input voltage range from 2.5V to 16V (new chip) and up to 250mA of load current. For the new chip, the supported output range is from 1.2V to 12V (fixed version) or from 0.8V to 14.6V (adjustable version).

The input voltage range is up to 16V (new chip), which makes the device a good choice for operating from transformer secondary windings and regulated rails (such as 10V or 12V). Additionally, the wide output voltage range allows the device to generate the bias voltage for silicon carbide (SiC) gate drivers and microphones, as well as power microcontrollers (MCUs) and processors.

Wide bandwidth PSRR performance is greater than 70dB at 1kHz and 46dB at 1MHz (new chip), which helps attenuate the switching frequency of an upstream DC/DC converter and minimizes post regulator filtering. The new chip supports internal soft-start circuit mechanism that reduces inrush current during start-up, thus allowing for smaller input capacitance.

The legacy chip supports constant quiescent current across the complete load current range (typically 35µA for the full range of output current, 0mA to 250mA).

The TPS766 LDO also features a sleep mode, where applying a TTL high signal to EN (enable) shuts down the regulator. In disabled mode, the quiescent current for the legacy chip is less than 1µA (typ) and the quiescent current for the new chip is approximately 1.6µA (typ).

Power-good (PG) is an active-high output used to implement a power-on reset or a low-battery indicator.

For the fixed-output version, The TPS766 provides an output range of 1.5V to 5.0V (legacy chip) and 1.2V to 12V (new chip). For the adjustable version, program the output voltage over the range of 1.25V to 5.5V (legacy chip) and 0.8V to 14.6V (new chip). The TPS766 is available in an 8-pin SOIC package.
filter Find other Linear & low-dropout (LDO) regulators
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Same functionality with different pin-out to the compared device
TPS7A25 ACTIVE 300-mA, 18-V, ultra-low-IQ, high-accuracy, adjustable low-dropout voltage regulator with power good An 18-V, 300-mA LDO regulator with power-good and ultra-low IQ (2.5 μA)

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet TPS766 250mA, 16V, Low-Dropout Voltage Regulator datasheet (Rev. E) PDF | HTML 15 Mar 2024
Application note LDO Noise Demystified (Rev. B) PDF | HTML 18 Aug 2020
Application note LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 09 Aug 2017
Analog Design Journal Discrete design of a low-cost isolated 3.3- to 5-V DC/DC converter 06 May 2010

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DIP-ADAPTER-EVM — DIP adapter evaluation module

Speed up your op amp prototyping and testing with the DIP adapter evaluation module (DIP-ADAPTER-EVM), which provides a fast, easy and inexpensive way to interface with small surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them (...)

User guide: PDF
Not available on TI.com
Reference designs

TIDEP0010 — Sercos 3 on AM335x

The TIDEP0010 Sercos III communication reference design combines the AM335x Sitara processor family and the Sercos III media access control (MAC) layer into a single system-on-chip (SoC) design. Targeted for Sercos III secondary communications, this reference design allows you to (...)
User guide: PDF
Schematic: PDF
Reference designs

TIDEP0008 — PROFINET Communications Dev Platform

Targeted for PROFINET secondary communications, this reference design helps you implement PROFINET communications standards in a broad range of industrial automation equipment. It enables low-footprint designs in applications such as industrial automation, factory automation or (...)
User guide: PDF
Schematic: PDF
Reference designs

TIDEP0032 — Multi-Protocol Industrial Communications

Industrial Ethernet for industrial automation exists in more than 30 industrial standards. Some of the well-established real-time Ethernet protocols like EtherCAT, EtherNet/IP, PROFINET, Sercos III and PowerLink require dedicated MAC hardware support in terms of FPGA or ASICs. The programmable (...)
User guide: PDF
Schematic: PDF
Reference designs

TIDEP0003 — Ethernet/IP Communications Dev Platform

Targeted for Ethernet/IP secondary communications, this development platform allows you to implement Ethernet/IP communication standards in a broad range of industrial automation equipment. It enables low footprint designs in applications such as industrial automation, factory automation or (...)
Schematic: PDF
Reference designs

TIDEP0028 — Ethernet Powerlink Development Platform Reference Design

The TIDEP0028 Ethernet Powerlink reference design combines the AM335x Sitara processor family and the Powerlink open media access control (MAC) layer into a single system-on-chip (SoC) design. Targeted for Ethernet Powerlink secondary communications, TIDEP0028 allows you to implement the (...)
User guide: PDF
Schematic: PDF
Reference designs

TIDEP0054 — Parallel Redundancy Protocol (PRP) Ethernet Reference Design for Substation Automation

This is a reference design for high-reliability, low-latency network communications for substation automation equipment in smart grid transmission and distribution networks. It supports the parallel redundancy protocol (PRP) specification in the IEC 62439 standard using the PRU-ICSS. This reference (...)
Design guide: PDF
Schematic: PDF
Reference designs

TIDEP-0075 — Industrial Communications Gateway PROFINET IRT to PROFIBUS Master Reference Design

PROFINET is becoming the leading industrial Ethernet protocol in automation due to its high-speed, deterministic communications and enterprise connectivity. However, as the world’s most popular fieldbus, PROFIBUS’s importance and usage will continue for many years due to legacy (...)
Design guide: PDF
Schematic: PDF
Reference designs

TIDEP0078 — OPC UA Data Access Server for AM572x Reference Design

OPC UA is an industrial machine-to-machine protocol designed to allow interoperability and communication between all machines connected under Industry 4.0. This reference design demonstrates use of the Matrikon OPC™ OPC UA server development kit (SDK) to allow communications using an OPC UA (...)
Design guide: PDF
Schematic: PDF
Reference designs

TIDEP0033 — SPI Master with Signal Path Delay Compensation Reference Design

The Programmable Real-time Unit within the Industrial Communication Subsystem (PRU-ICSS) enables you to support real-time critical applications without using FPGAs, CPLDs or ASICs.
This reference design describes the implementation of the SPI master protocol with signal path delay compensation on (...)
Design guide: PDF
Schematic: PDF
Reference designs

TIDEP0027 — High Performance Pulse Train Output (PTO) with PRU-ICSS for Industrial Applications Reference Design

The TIDEP0027 High Performance Pulse Train Output (PTO) with PRU-ICSS for Industrial Application combines the AM335x Sitara processor family from Texas Instruments (TI) and the PTO module into a single system-on-chip (SoC) solution. The design is based on the TMDSICE3359 Industrial Communications (...)
Design guide: PDF
Schematic: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 8 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos