Home Power management Gate drivers Isolated gate drivers
Home
Power management
Gate drivers
Isolated gate drivers

UCC5350L-Q1

ACTIVE

10A/10A single-channel isolated gate driver w/ miller clamp, extended package, 12V UVLO

Order now
Data sheet

UCC5350L-Q1

ACTIVE
Data sheet Order now

Product details

Number of channels 1 Isolation rating Reinforced Power switch IGBT, SiCFET Withstand isolation voltage (VISO) (Vrms) 5000 Working isolation voltage (VIOWM) (Vrms) 1500 Transient isolation voltage (VIOTM) (VPK) 7000 Peak output current (A) 10 Peak output current (source) (typ) (A) 10 Peak output current (sink) (typ) (A) 10 Features Active miller clamp Output VCC/VDD (min) (V) 9.5 Output VCC/VDD (max) (V) 33 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 15 Propagation delay time (µs) 0.065 Input threshold CMOS Operating temperature range (°C) -40 to 125 Rating Automotive Bootstrap supply voltage (max) (V) 990 Rise time (ns) 10 Fall time (ns) 10 Undervoltage lockout (typ) (V) 12
Number of channels 1 Isolation rating Reinforced Power switch IGBT, SiCFET Withstand isolation voltage (VISO) (Vrms) 5000 Working isolation voltage (VIOWM) (Vrms) 1500 Transient isolation voltage (VIOTM) (VPK) 7000 Peak output current (A) 10 Peak output current (source) (typ) (A) 10 Peak output current (sink) (typ) (A) 10 Features Active miller clamp Output VCC/VDD (min) (V) 9.5 Output VCC/VDD (max) (V) 33 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 15 Propagation delay time (µs) 0.065 Input threshold CMOS Operating temperature range (°C) -40 to 125 Rating Automotive Bootstrap supply voltage (max) (V) 990 Rise time (ns) 10 Fall time (ns) 10 Undervoltage lockout (typ) (V) 12
SOIC (DWL) 8 106.24 mm² 6.4 x 16.6
  • 5kVRMS single-channel isolated gate driver
  • AEC-Q100 qualified for automotive applications
    • Temperature Grade 1
  • Miller clamp, 12V UVLO
  • ±10A typical peak current drive strength
  • 3V to 15V input supply voltage
  • Up to 30V driver supply voltage
  • 100V/ns minimum CMTI
  • Negative 5V handling capability on input pins
  • 100ns (maximum) propagation delay and <25ns part-to-part skew
  • 8-pin DWL (15.7mm creepage)
  • Isolation barrier life > 40 Years
  • Safety-related certifications planned:
    • UL 1577 Component Recognition program
    • DIN EN IEC 60747-17 (VDE 0884-17)
    • CQC - GB4943.1
  • CMOS inputs
  • Operating junction temperature: –40°C to +150°C
  • 5kVRMS single-channel isolated gate driver
  • AEC-Q100 qualified for automotive applications
    • Temperature Grade 1
  • Miller clamp, 12V UVLO
  • ±10A typical peak current drive strength
  • 3V to 15V input supply voltage
  • Up to 30V driver supply voltage
  • 100V/ns minimum CMTI
  • Negative 5V handling capability on input pins
  • 100ns (maximum) propagation delay and <25ns part-to-part skew
  • 8-pin DWL (15.7mm creepage)
  • Isolation barrier life > 40 Years
  • Safety-related certifications planned:
    • UL 1577 Component Recognition program
    • DIN EN IEC 60747-17 (VDE 0884-17)
    • CQC - GB4943.1
  • CMOS inputs
  • Operating junction temperature: –40°C to +150°C

The UCC5350L-Q1 is a single-channel, isolated gate driver with 10A source and 10A sink typical peak current designed to drive MOSFETs, IGBTs, and SiC MOSFETs. The UCC5350L-Q1 has the option for Miller clamp. The CLAMP pin is used to connect the transistor gate to an internal FET besides the output to prevent false turn-on caused by Miller current. The UCC5350L-Q1 is available in a 14mm wide body SOIC-8 (DWL) package and can support isolation voltage up to 5kVRMS. The input side is isolated from the output side with SiO2 capacitive isolation technology with longer than 40 years isolation barrier lifetime. The UCC5350L-Q1 is a good fit for driving IGBTs or MOSFETs in applications such as high-voltage traction inverters and on-board chargers. Compared to an optocoupler, the device has lower part-to-part skew, lower propagation delay, higher operating temperature, and higher CMTI.

The UCC5350L-Q1 is a single-channel, isolated gate driver with 10A source and 10A sink typical peak current designed to drive MOSFETs, IGBTs, and SiC MOSFETs. The UCC5350L-Q1 has the option for Miller clamp. The CLAMP pin is used to connect the transistor gate to an internal FET besides the output to prevent false turn-on caused by Miller current. The UCC5350L-Q1 is available in a 14mm wide body SOIC-8 (DWL) package and can support isolation voltage up to 5kVRMS. The input side is isolated from the output side with SiO2 capacitive isolation technology with longer than 40 years isolation barrier lifetime. The UCC5350L-Q1 is a good fit for driving IGBTs or MOSFETs in applications such as high-voltage traction inverters and on-board chargers. Compared to an optocoupler, the device has lower part-to-part skew, lower propagation delay, higher operating temperature, and higher CMTI.

filter Find other Isolated gate drivers
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Top documentation Type Title Format options Date
* Data sheet UCC5350L-Q1 Single-Channel Isolated Gate Driver for SiC/IGBT and Automotive Applications datasheet PDF | HTML 17 Mar 2025
Certificate UL Certification E181974 Vol 4. Sec 7 (Rev. D) 08 Sep 2025

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

UCC5390ECDWVEVM — UCC5390ECDWV 10-A, 10-A 5-kVRMS Isolated Single-Channel Gate Driver Evaluation Module

UCC5390ECDWVEVM is designed for evaluating the UCC53xxDWV family, which is a 5.0-kVRMS Isolated Single-Channel Gate Driver with 10-A source and 10-A sink peak current capability. This EVM could be served to evaluate the driver IC against its datsheet. The EVM can also be used as Driver IC (...)
User guide: PDF
Not available on TI.com
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins CAD symbols, footprints & 3D models
SOIC (DWL) 8 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos