All trademarks are the property of their respective owners.
The ADC10D1000/1500 is the latest advance in TI's Ultra-High-Speed ADC family. This low-power, high-performance CMOS analog-to-digital converter digitizes signals at 10-bit resolution for dual channels at sampling rates of up to 1.0/1.5 GSPS (Non-DES Mode) or for a single channel up to 2.0/3.0 GSPS (DES Mode). The ADC10D1000/1500 achieves excellent accuracy and dynamic performance while dissipating less than 2.8/3.6 Watts. The product is packaged in a leaded or lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of -40°C to +85°C.
The ADC10D1000/1500 builds upon the features, architecture and functionality of the 8-bit GHz family of ADCs. An expanded feature set includes AutoSync for multi-chip synchronization, 15-bit programmable gain and 12-bit plus sign programmable offset adjustment for each channel. The improved internal track-and-hold amplifier and the extended self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing 9.1/9.0 Effective Number of Bits (ENOB) with a 100 MHz input signal and a 1.0/1.5 GHz sample rate while providing a 10-18 Code Error Rate (CER) Dissipating a typical 2.77/3.59 Watts in Non-Demultiplex Mode at 1.0/1.5 GSPS from a single 1.9V supply, this device is specified to have no missing codes over the full operating temperature range.
Each channel has its own independent DDR Data Clock, DCLKI and DCLKQ, which are in phase when both channels are powered up, so that only one Data Clock could be used to capture all data, which is sent out at the same rate as the input sample clock. If the 1:2 Demux Mode is selected, a second 10-bit LVDS bus becomes active for each channel, such that the output data rate is sent out two times slower to relax data-capture timing requirements. The part can also be used as a single 2.0/3.0 GSPS ADC to sample one of the I or Q inputs. The output formatting can be programmed to be offset binary or two's complement and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V to allow for power reduction for well-controlled back planes.
| 类型 | 标题 | 下载最新的英语版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 数据表 | ADC10D1000/1500 Low Power, 10-Bit, Dual 1.0/1.5 GSPS or Single 2.0/3.0 GSPS ADC 数据表 (Rev. Q) | 2013年 3月 15日 | |||
| 应用手册 | AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature (Rev. G) | 2017年 2月 3日 | ||||
| 应用手册 | Signal Chain Noise Figure Analysis | 2014年 10月 29日 | ||||
| 应用手册 | Maximizing SFDR Performance in the GSPS ADC: Spur Sources and Methods of Mitigat | 2013年 12月 9日 | ||||
| 应用手册 | AN-2128 ADC1xD1x00 Pin Compatibility (Rev. C) | 2013年 5月 1日 | ||||
| 用户指南 | Schematic and Layout Recommendations for the GSPS ADC | 2013年 4月 29日 | ||||
| 应用手册 | AN-2177 Using the LMH6554 as a ADC Driver (Rev. A) | 2013年 4月 26日 | ||||
| 应用手册 | From Sample Instant to Data Output: Understanding Latency in the GSPS ADC | 2012年 12月 18日 | ||||
| 用户指南 | ADC10D1500/1000 10-Bit Dual 1.5/1.0 GSPS or Single 3.0/2.0 GSPS AD Converter UG | 2012年 1月 25日 |
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
One ADC-LD-BB board is included in the hardware kit with the GSPS analog-to-digital converter (ADC) reference boards. Since the analog inputs to the ADC1xDxx00RB are differential and most signal sources are single ended, these balun boards are generally used to achieve (...)
WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.
While WaveVision 5 software (...)
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| PBGA (NXA) | 292 | Ultra Librarian |
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。