DS125MB203
- 12.5-Gbps Dual Lane 2:1 Mux, 1:2 Switch or
Fanout - Low 390-mW Total Power (Typical)
- Advanced Signal Conditioning Features:
- Receive Equalization up to 30 dB at 6.25 GHz
- Transmit De-Emphasis up to –12 dB
- Transmit Output-Voltage Control: 600 mV to
1300 mV
- Programmable Through Pin Selection, EEPROM
or SMBus Interface - Selectable 2.5-V or 3.3-V Supply Voltage
- –40°C to +85°C Operating Temperature Range
The DS125MB203 device is a dual port 2:1 multiplexer and 1:2 switch or fan-out buffer with signal conditioning suitable for 10GE, 10G-KR (802.3ap), Fibre Channel, PCIe, Infiniband, SATA3/SAS2 and other high-speed bus applications with data rates up to 12.5 Gbps. The continuous time linear equalizer (CTLE) of the receiver provides necessary boost to compensate up to 30-inch FR-4 or 8-m cable (AWG-24) at 12.5 Gbps. This on-chip feature eliminates the need for external signal conditioners. The transmitter features a programmable amplitude voltage levels to be selectable from 600 mVp-p to 1300 mVp-p and de-emphasis of up to 12 dB.
The DS125MB203 can be configured to support PCIe, SAS/SATA, 10G-KR or other signaling protocols. When operating in 10G-KR and PCIe Gen-3 mode, the DS125MB203 transparently allows the host controller and the end point to optimize the full link and negotiate transmit equalizer coefficients. This seamless management of the link training protocol ensures system level interoperability with minimum latency.
The programmable settings can be applied through pin settings, SMBus (I2C) protocol or loaded directly from an external EEPROM. When operating in the EEPROM mode, the configuration information is automatically loaded on power up, which eliminates the need for an external microprocessor or software driver.
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | DS125MB203 Low-Power 12.5-Gbps Dual-Lane 2:1/1:2 Mux/Buffer With Equalization and De-Emphasis datasheet (Rev. C) | PDF | HTML | 31 Dec 2015 |
Application note | Extend reach with Ethernet Redrivers and Retimers for 10G-12.5G Applications (Rev. A) | 31 Jan 2023 | ||
Application note | Understanding EEPROM Programming for High Speed Repeaters and Mux Buffers | 09 Oct 2014 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
SIGCONARCHITECT-WRTE — SigCon Architect With RTE v2.0.0.8
Supported products & hardware
Products
PCIe, SAS & SATA ICs
Ethernet retimers, redrivers & mux-buffers
Serial digital interface (SDI) ICs
Hardware development
GUI for evaluation module (EVM)
Evaluation board
Interface adapter
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
TINA-TI — SPICE-based analog simulation program
Package | Pins | CAD symbols, footprints & 3D models |
---|---|---|
WQFN (NJY) | 54 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.