Home Power management Gate drivers Isolated gate drivers
Home
Power management
Gate drivers
Isolated gate drivers

UCC21330-Q1

ACTIVE

Automotive 3kVrms, 4A/6A 2-channel isolated driver w/ disable logic, programmable deadtime, 8V UVLO

Order now
Data sheet

UCC21330-Q1

ACTIVE
Data sheet Order now

Product details

Number of channels 2 Isolation rating Basic Power switch IGBT, MOSFET, SiCFET Withstand isolation voltage (VISO) (Vrms) 3000 Working isolation voltage (VIOWM) (Vrms) 850 Transient isolation voltage (VIOTM) (VPK) 4242 Peak output current (A) 6 Peak output current (source) (typ) (A) 4 Peak output current (sink) (typ) (A) 6 Features Disable, High CMTI, Programmable dead time Output VCC/VDD (min) (V) 9.2 Output VCC/VDD (max) (V) 25 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 150 Rating Automotive Fall time (ns) 8 Undervoltage lockout (typ) (V) 5, 8, 12 TI functional safety category Functional Safety-Capable
Number of channels 2 Isolation rating Basic Power switch IGBT, MOSFET, SiCFET Withstand isolation voltage (VISO) (Vrms) 3000 Working isolation voltage (VIOWM) (Vrms) 850 Transient isolation voltage (VIOTM) (VPK) 4242 Peak output current (A) 6 Peak output current (source) (typ) (A) 4 Peak output current (sink) (typ) (A) 6 Features Disable, High CMTI, Programmable dead time Output VCC/VDD (min) (V) 9.2 Output VCC/VDD (max) (V) 25 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 150 Rating Automotive Fall time (ns) 8 Undervoltage lockout (typ) (V) 5, 8, 12 TI functional safety category Functional Safety-Capable
SOIC (D) 16 59.4 mm² 9.9 x 6

  • Universal: dual low-side, dual high-side or halfbridge driver

  • AEC-Q100 qualified with the following results
    • Device temperature grade 1
  • Junction temperature range –40 to +150°C
  • Up to 4A peak source and 6A peak sink output
  • Common-mode transient immunity (CMTI) greater than 125V/ns
  • Up to 25V VDD output drive supply
    • 5V,8V,12V VDD UVLO options
  • Switching parameters:
    • 33ns typical propagation delay
    • 5ns maximum pulse-width distortion
    • 10µs maximum VDD power-up delay
  • UVLO protection for all power supplies
  • Fast disable for power sequencing

  • Universal: dual low-side, dual high-side or halfbridge driver

  • AEC-Q100 qualified with the following results
    • Device temperature grade 1
  • Junction temperature range –40 to +150°C
  • Up to 4A peak source and 6A peak sink output
  • Common-mode transient immunity (CMTI) greater than 125V/ns
  • Up to 25V VDD output drive supply
    • 5V,8V,12V VDD UVLO options
  • Switching parameters:
    • 33ns typical propagation delay
    • 5ns maximum pulse-width distortion
    • 10µs maximum VDD power-up delay
  • UVLO protection for all power supplies
  • Fast disable for power sequencing

The UCC21330-Q1 is an isolated dual channel gate driver family with programmable dead time and wide temperature range. It is designed with 4A peak-source and 6A peak-sink current to drive power MOSFET, SiC, GaN, and IGBT transistors.

The UCC21330-Q1 can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 3kVRMS isolation barrier, with a minimum of 125V/ns common-mode transient immunity (CMTI).

Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, and integrated de-glitch filter that rejects input transients shorter than 5ns. All supplies have UVLO protection.

With all these advanced features, the UCC21330-Q1 device enables high efficiency, high power density, and robustness in a wide variety of power applications.

The UCC21330-Q1 is an isolated dual channel gate driver family with programmable dead time and wide temperature range. It is designed with 4A peak-source and 6A peak-sink current to drive power MOSFET, SiC, GaN, and IGBT transistors.

The UCC21330-Q1 can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 3kVRMS isolation barrier, with a minimum of 125V/ns common-mode transient immunity (CMTI).

Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, and integrated de-glitch filter that rejects input transients shorter than 5ns. All supplies have UVLO protection.

With all these advanced features, the UCC21330-Q1 device enables high efficiency, high power density, and robustness in a wide variety of power applications.
filter Find other Isolated gate drivers
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Top documentation Type Title Format options Date
* Data sheet UCC21330x -Q1 Automotive 4A, 6A, 3kVRMS Isolated Dual-Channel Gate Driver datasheet (Rev. A) PDF | HTML 28 Jun 2024
Functional safety information UCC21222-Q1 and UCC21330-Q1 Functional Safety FIT Rate, FMD and Pin FMA (Rev. B) PDF | HTML 30 Jan 2025

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

UCC21220EVM-009 — UCC21220 4-A, 6-A 3.0-kVRMS Isolated Dual-Channel Gate Driver Evaluation Module

UCC21220EVM-009 is designed for evaluating UCC21220, which is a 3.0-kVRMS Isolated Dual-Channel Gate Driver with 4.0-A source and 6.0-A sink peak current capability. This EVM could be served to evaluate the driver IC against its datsheet. The EVM can also be used as Driver IC component selection (...)
User guide: PDF
Not available on TI.com
Schematic

Application Guide: Dual-Channel Schematic and Layout Design Guidelines (Rev. A)

SZZM003A.ZIP (1317 KB)
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Reference designs

PMP41150 — 1000W, 48V switched capacitor converter reference design

This reference design utilizes an inductor-less switch capacitor convert topology for both high-power- density and a compact power stage (70mm × 55mm × 2.85mm). A simple control scheme utilizing a TLC555- Q1 timer enables a fixed conversion ratio output with either 4:1 or 3:1 conversion ratio and (...)
Test report: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 16 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos