Home Power management Gate drivers Isolated gate drivers

UCC21541

ACTIVE

5.7kVrms 1.5A/2.5A dual-channel isolated gate driver with 8V UVLO, dual input, disable pin in DW pkg

Product details

Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5000 Working isolation voltage (VIOWM) (Vrms) 1414 Transient isolation voltage (VIOTM) (VPK) 7070 Power switch GaNFET, IGBT, MOSFET Peak output current (A) 2.5 Features Disable, Programmable dead time Output VCC/VDD (max) (V) 18 Output VCC/VDD (min) (V) 9.2 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 Propagation delay time (µs) 0.028 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 1414 Rise time (ns) 8 Fall time (ns) 9 Undervoltage lockout (typ) (V) 8
Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5000 Working isolation voltage (VIOWM) (Vrms) 1414 Transient isolation voltage (VIOTM) (VPK) 7070 Power switch GaNFET, IGBT, MOSFET Peak output current (A) 2.5 Features Disable, Programmable dead time Output VCC/VDD (max) (V) 18 Output VCC/VDD (min) (V) 9.2 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 Propagation delay time (µs) 0.028 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 1414 Rise time (ns) 8 Fall time (ns) 9 Undervoltage lockout (typ) (V) 8
SOIC (DW) 16 106.09 mm² 10.3 x 10.3
  • Wide body package options
    • DW SOIC-16: pin-2-pin to UCC21520
    • DWK SOIC-14: 3.3 mm Ch-2-Ch spacing
  • Up to 4A peak source and 6A peak sink output
  • Up to 18V VDD output drive supply
    • 5V and 8V VDD UVLO options
  • CMTI greater than 125V/ns
  • Switching parameters:
    • 33ns typical propagation delay
    • 6ns maximum pulse-width distortion
    • 10µs maximum VDD power-up delay
  • Resistor-programmable dead time
  • TTL and CMOS compatible inputs
  • Safety-related certifications (planned):
    • 8000VPK reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
    • 5700VRMS isolation for 1 minute per UL 1577
    • CQC certification per GB4943.1-2022
  • Wide body package options
    • DW SOIC-16: pin-2-pin to UCC21520
    • DWK SOIC-14: 3.3 mm Ch-2-Ch spacing
  • Up to 4A peak source and 6A peak sink output
  • Up to 18V VDD output drive supply
    • 5V and 8V VDD UVLO options
  • CMTI greater than 125V/ns
  • Switching parameters:
    • 33ns typical propagation delay
    • 6ns maximum pulse-width distortion
    • 10µs maximum VDD power-up delay
  • Resistor-programmable dead time
  • TTL and CMOS compatible inputs
  • Safety-related certifications (planned):
    • 8000VPK reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
    • 5700VRMS isolation for 1 minute per UL 1577
    • CQC certification per GB4943.1-2022

The UCC2154x is an isolated dual channel gate driver family designed with up to 4 A/6 A peak source/sink current to drive power MOSFET, IGBT, and GaN transistors. UCC2154x in DWK package also offers 3.3-mm minimum channel-to-channel spacing, which facilitates higher bus voltage.

The UCC2154x family can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 5.7-kVRMS isolation barrier, with a minimum of 125-V/ns common-mode transient immunity (CMTI).

Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, and negative voltage handling for up to –5-V spikes for 50 ns on input pins. All supplies have UVLO protection.

The UCC2154x is an isolated dual channel gate driver family designed with up to 4 A/6 A peak source/sink current to drive power MOSFET, IGBT, and GaN transistors. UCC2154x in DWK package also offers 3.3-mm minimum channel-to-channel spacing, which facilitates higher bus voltage.

The UCC2154x family can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 5.7-kVRMS isolation barrier, with a minimum of 125-V/ns common-mode transient immunity (CMTI).

Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, and negative voltage handling for up to –5-V spikes for 50 ns on input pins. All supplies have UVLO protection.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
UCC21542 ACTIVE 5.7kVrms,4A/6A dual-channel isolated gate driver w/ 8V UVLO, 3.3mm channel to channel spacing option Non-Programmable deadtime version

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 6
Type Title Date
* Data sheet UCC2154x Reinforced Isolation Dual-Channel Gate Driver With 3.3mm Channel-to-Channel Spacing Option datasheet (Rev. E) PDF | HTML 08 Nov 2024
Certificate UCC21540 CQC Certificate of Product Certification 17 Aug 2023
Application brief The Use and Benefits of Ferrite Beads in Gate Drive Circuits PDF | HTML 16 Dec 2021
Certificate CQC19001226951 05 Feb 2021
Test report Peak Efficiency at 99%, 585-W High-Voltage Buck Reference Design 24 Apr 2020
EVM User's guide Using the UCC21540EVM 27 Jul 2018

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

UCC21540EVM — 5.0-kVrms Isolated Dual-Channel Gate Driver With 3.3mm Channel-to-Channel Spacing Evaluation Module

UCC21540EVM is designed for evaluating UCC21540, which is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current capability. This EVM serves as a reference design for driving power MOSFETs with up to 18V drive voltage, UCC21540 pin function identification, components (...)
User guide: PDF
Not available on TI.com
Simulation model

UCC21541 PSpice Transient Model

SLUM657.ZIP (20 KB) - PSpice Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Reference designs

TIDA-010210 — 11-kW, bidirectional, three-phase ANPC based on GaN reference design

This reference design provides a design template for implementing a three-level, three-phase, gallium nitride (GaN) based ANPC inverter power stage. The use of fast switching power devices makes it possible to switch at a higher frequency of 100 kHz, reducing the size of magnetics for the filter (...)
Design guide: PDF
Schematic: PDF
Reference designs

PMP40500 — 54-VDC input, 12-V 42-A output half-bridge reference design

This 12-V, 42-A output half-bridge reference design is for bus converters in wired networking campus and branch switches. The design features high efficiency and various fault protections (over-current and short-circuit). The design provides an efficiency comparison using 3 kVRMS basic and (...)
Test report: PDF
Schematic: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (DW) 16 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos