Product details

Function Clock generator Number of outputs 2 Output frequency (max) (MHz) 400 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Output type LP-HCSL, LVCMOS, LVDS Operating temperature range (°C) -40 to 105 Features I2C, Pin programmable, Serial interface Rating Automotive
Function Clock generator Number of outputs 2 Output frequency (max) (MHz) 400 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Output type LP-HCSL, LVCMOS, LVDS Operating temperature range (°C) -40 to 105 Features I2C, Pin programmable, Serial interface Rating Automotive
VQFN (RGT) 16 9 mm² 3 x 3
  • AEC-Q100 Grade 2 qualified for automotive applications
  • Integrated BAW resonator, no need for external reference
  • Flexible frequency generation:
    • Two channel dividers: up to three unique output frequencies from 2.5MHz to 400MHz
    • LVCMOS outputs supported up to 200MHz: 1.8V, 2.5V, or 3.3V
    • Combination of AC-LVDS, DC-LVDS, LP-HCSL, and LVCMOS on OUT0 and OUT1 pins
  • Total output frequency stability: ±25ppm
  • 2 functional modes: I2C or preprogrammed OTP
  • Ambient temperature: –40°C to 105°C
  • Functional Safety-Capable:
  • PCIe Gen 1 to Gen 7 compliant: Common Clock with or without SSC, SRNS, and SRIS
  • Very low PCIe jitter with SSC:
    • PCIe Gen 5 Common Clock jitter: 57.5fs maximum (PCIe limit is 150fs)
    • PCIe Gen 6 Common Clock jitter: 34.5fs maximum (PCIe limit is 100fs)
    • PCIe Gen 7 Common Clock jitter: 29.6fs maximum (PCIe limit is 67fs)
  • Programmable SSC modulation depth
    • Preprogrammed: –0.1%, –0.25%, –0.3%, and –0.5% down spread
    • Register programmable: –0.1% to –3% down spread or ±0.05% to ±1.5% center spread
  • 1.8V to 3.3V supply voltage
  • Internal LDOs with –93.1dBc PSNR at 500kHz switching noise for LP-HCSL outputs
  • Output-to-output skew: <50ps
  • Fail-safe digital input pins
  • AEC-Q100 Grade 2 qualified for automotive applications
  • Integrated BAW resonator, no need for external reference
  • Flexible frequency generation:
    • Two channel dividers: up to three unique output frequencies from 2.5MHz to 400MHz
    • LVCMOS outputs supported up to 200MHz: 1.8V, 2.5V, or 3.3V
    • Combination of AC-LVDS, DC-LVDS, LP-HCSL, and LVCMOS on OUT0 and OUT1 pins
  • Total output frequency stability: ±25ppm
  • 2 functional modes: I2C or preprogrammed OTP
  • Ambient temperature: –40°C to 105°C
  • Functional Safety-Capable:
  • PCIe Gen 1 to Gen 7 compliant: Common Clock with or without SSC, SRNS, and SRIS
  • Very low PCIe jitter with SSC:
    • PCIe Gen 5 Common Clock jitter: 57.5fs maximum (PCIe limit is 150fs)
    • PCIe Gen 6 Common Clock jitter: 34.5fs maximum (PCIe limit is 100fs)
    • PCIe Gen 7 Common Clock jitter: 29.6fs maximum (PCIe limit is 67fs)
  • Programmable SSC modulation depth
    • Preprogrammed: –0.1%, –0.25%, –0.3%, and –0.5% down spread
    • Register programmable: –0.1% to –3% down spread or ±0.05% to ±1.5% center spread
  • 1.8V to 3.3V supply voltage
  • Internal LDOs with –93.1dBc PSNR at 500kHz switching noise for LP-HCSL outputs
  • Output-to-output skew: <50ps
  • Fail-safe digital input pins

The LMK3H0102-Q1 is a 2-output PCIe Gen 1 to Gen 7 compliant reference-less clock generator with Spread Spectrum Clocking (SSC) support. The part is based on TI proprietary Bulk Acoustic Wave (BAW) technology and provides ±25ppm clock outputs without any crystal or external clock reference. The device can provide two SSC clocks, two non-SSC clocks, or one SSC clock and one non-SSC clock at the same time. The device meets the full PCIe compliance from Gen 1 to Gen 7, including Common Clock with or without SSC, Separate Reference No Spread (SRNS), and Separate Reference Independent Spread (SRIS).

The device can be easily configured through either GPIO pins or I2C interface. An external DC/DC can be used to power the device. Refer to Power Supply Recommendations for detailed guidelines on power supply filtering and sourcing from DC/DC.

For OTP default settings for each LMK3H0102Txx configuration, refer to the LMK3H0102 Configuration Guide.

The LMK3H0102-Q1 is a 2-output PCIe Gen 1 to Gen 7 compliant reference-less clock generator with Spread Spectrum Clocking (SSC) support. The part is based on TI proprietary Bulk Acoustic Wave (BAW) technology and provides ±25ppm clock outputs without any crystal or external clock reference. The device can provide two SSC clocks, two non-SSC clocks, or one SSC clock and one non-SSC clock at the same time. The device meets the full PCIe compliance from Gen 1 to Gen 7, including Common Clock with or without SSC, Separate Reference No Spread (SRNS), and Separate Reference Independent Spread (SRIS).

The device can be easily configured through either GPIO pins or I2C interface. An external DC/DC can be used to power the device. Refer to Power Supply Recommendations for detailed guidelines on power supply filtering and sourcing from DC/DC.

For OTP default settings for each LMK3H0102Txx configuration, refer to the LMK3H0102 Configuration Guide.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 7
Type Title Date
* Data sheet LMK3H0102-Q1 Reference-Less 2-Differential or 5-Single-Ended Output PCIe Gen 1-7 Compliant Programmable BAW Clock Generator datasheet PDF | HTML 03 Apr 2025
Application note Clocking Selection Guide for FPD-Link III and FPD-Link IV SerDes PDF | HTML 17 Apr 2025
Technical article 不只是石英:BAW 時脈如何重新定義 ADAS 與 IVI PDF | HTML 15 Apr 2025
Technical article 쿼츠의 한계를 넘어: BAW 클록이 ADAS 및 IVI 를 재정의하는 방법 PDF | HTML 11 Apr 2025
Technical article Beyond quartz: How BAW clocks are redefining ADAS and IVI PDF | HTML 09 Apr 2025
Functional safety information LMK3H0102-Q1 Functional Safety FIT Rate, FMD and Pin FMA PDF | HTML 03 Oct 2024
EVM User's guide LMK3H0102 Evaluation Module User's Guide PDF | HTML 14 Nov 2023

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

LMK3H0102EVM — LMK3H0102 evaluation module

The LMK3H0102 evaluation module provides a complete clocking platform to evaluate the clock performance, pin configuration, software configuration and features of the LMK3H0102 clock generator with integrated BAW (bulk acoustic wave)-based oscillator.
User guide: PDF | HTML
Design tool

PLLATINUMSIM-SW PLLatinum Sim Tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

Supported products & hardware

Supported products & hardware

Products
Clock buffers
CDCDB2000 DB2000QL compliant 20-output clock buffer for PCIe® Gen 1 to Gen 5 CDCDB400 4-output clock buffer for PCIe® Gen 1 to Gen 6 CDCDB800 8-output clock buffer for PCIe® Gen 1 to Gen 6 CDCDB803 8-output clock buffer for PCIe® Gen 1 to Gen 6 with selectable SMBus addresses CDCLVC1102 Low jitter, 1:2 LVCMOS fan-out clock buffer CDCLVC1103 Low jitter, 1:3 LVCMOS fan-out clock buffer CDCLVC1104 Low jitter, 1:4 LVCMOS fan-out clock buffer CDCLVC1106 Low jitter, 1:6 LVCMOS fan-out clock buffer CDCLVC1108 Low jitter, 1:8 LVCMOS fan-out clock buffer CDCLVC1110 Low jitter, 1:10 LVCMOS fan-out clock buffer CDCLVC1112 Low jitter, 1:12 LVCMOS fan-out clock buffer CDCLVC1310 Universal input, 10-output low impedance LVCMOS buffer CDCLVD110A 1-to-10 LVDS clock buffer up to 1100-MHz with minimum skew for clock distribution CDCLVD1204 Low jitter, 2-input selectable 1:4 universal-to-LVDS buffer CDCLVD1208 Low jitter, 2-input selectable 1:8 universal-to-LVDS buffer CDCLVD1212 Low jitter, 2-input selectable 1:12 universal-to-LVDS buffer CDCLVD1213 Low jitter, 1:4 universal-to-LVDS buffer with selectable output divider CDCLVD1216 Low jitter, 2-input selectable 1:16 universal-to-LVDS buffer CDCLVD2102 Low jitter, dual 1:2 universal-to-LVDS buffer CDCLVD2104 Low jitter, dual 1:4 universal-to-LVDS buffer CDCLVD2106 Low jitter, dual 1:6 universal-to-LVDS buffer CDCLVD2108 Low jitter, dual 1:8 universal-to-LVDS buffer CDCLVP110 1:10 LVPECL/HSTL to LVPECL clock driver CDCLVP1102 Low jitter 1:2 universal-to-LVPECL buffer CDCLVP111 1:10 LVPECL buffer with selectable input CDCLVP111-EP HiRel, 1:10 LVPECL buffer with selectable input CDCLVP111-SP 1:10 high speed clock buffer with selectable input clock driver CDCLVP1204 Low-jitter, two-input, selectable 1:4 universal-to-LVPECL buffer CDCLVP1208 Low jitter, 2-input selectable 1:8 universal-to-LVPECL buffer CDCLVP1212 Low jitter, 2-input selectable 1:12 universal-to-LVPECL buffer CDCLVP1216 Low jitter, 2-input selectable 1:16 universal-to-LVPECL buffer CDCLVP2102 Low jitter, dual 1:2 universal-to-LVPECL buffer CDCLVP2104 Low jitter, dual 1:4 universal-to-LVPECL buffer CDCLVP2106 Low jitter, dual 1:6 universal-to-LVPECL buffer CDCLVP2108 Low jitter, dual 1:8 universal-to-LVPECL buffer CDCLVP215 Dual 1:5 high speed LVPECL fan out buffer LMK00301 3-GHz, 10-output differential fanout buffer / level translator LMK00304 3.1-GHz differential clock buffer/level translator with 4 configurable outputs LMK00306 3.1-GHz differential clock buffer/level translator with 6 configurable outputs LMK00308 3.1-GHz differential clock buffer/level translator with 8 configurable outputs LMK00334 4-output PCIe® Gen1/Gen2/Gen3/Gen4/Gen5 clock buffer and level translator LMK00334-Q1 Automotive 4-output PCIe® Gen1/Gen2/Gen3/Gen4/Gen5 clock buffer and level translator LMK00338 8-output PCIe® Gen1/Gen2/Gen3/Gen4/Gen5 clock buffer and level translator LMK1C1102 2-channel output LVCMOS 1.8-V buffer LMK1C1103 3-channel output LVCMOS 1.8-V buffer LMK1C1104 4-channel output LVCMOS 1.8-V buffer LMK1C1106 6-channel output LVCMOS 1.8-V buffer LMK1C1108 8-channel output LVCMOS 1.8-V buffer LMK1D1204 4-channel output LVDS 1.8-V buffer LMK1D1204P 4-channel output LVDS 1.8-V, 2.5-V, and 3.3-V buffer with pin control LMK1D1208 8-channel output LVDS 1.8-V, 2.5-V, and 3.3-V buffer LMK1D1208I 8-channel output, 1.8-V, 2.5-V, and 3.3-V LVDS buffer with I²C LMK1D1208P 8-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer with pin control LMK1D1212 12-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer LMK1D1216 16-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer LMK1D2102 Dual bank 2-channel output LVDS 1.8-V, 2.5-V, and 3.3-V buffer LMK1D2102L Low additive jitter LVDS buffer LMK1D2104 Dual bank 4-channel output 1.8V, 2.5V and 3.3V LVDS buffer LMK1D2104L Dual bank 4-channel output LVDS 1.8V, 2.5V, and 3.3V buffer with 0.7V output common mode option LMK1D2106 Dual bank 6-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer LMK1D2106L Dual bank 2-channel output LVDS 1.8V, 2.5V and 3.3V buffer with 0.7V output common mode option LMK1D2108 Dual bank 8-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer
Clock generators
LMK03318 Ultra-low jitter clock generator family with single PLL LMK03328 Ultra-low jitter clock generator family with two independent PLLs LMK3C0105 5 output reference-less clock generator with bulk acoustic wave (BAW) LMK3C0105-Q1 Automotive, 5 output reference-less clock generator with bulk acoustic wave (BAW) LMK3H0102 Bulk acoustic wave (BAW)-based PCIe Gen 1 to Gen 7-compliant referenceless clock generator LMK3H0102-Q1 Automotive PCIe gen 7 compliant, reference-less clock generator with bulk acoustic wave (BAW)
Clock jitter cleaners
LMK04803 Low-noise clock jitter cleaner with dual cascaded PLLs and integrated 1.9-GHz VCO LMK04805 Low-noise clock jitter cleaner with dual cascaded PLLs and integrated 2.2-GHz VCO LMK04806 Low-noise clock jitter cleaner with dual cascaded PLLs and integrated 2.5-GHz VCO LMK04808 Low-noise clock jitter cleaner with dual loop PLLs and integrated 2.9-GHz VCO LMK04816 Three input low-noise clock jitter cleaner with dual loop PLLs LMK04821 Ultra low jitter synthesizer and jitter cleaner with JESD204B support LMK04826 Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 1840 to1970-MHz VCO0 LMK04828 Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 2370 to 2630-MHz VCO0. LMK04828-EP Ultra low-noise JESD204B compliant clock jitter cleaner with temperature range -55 to 105c LMK04832 Ultra-low-noise, 3.2-GHz, 15-output, JESD204B clock jitter cleaner with dual loop LMK04832-SEP Radiation-tolerant, 30-krad, ultra-low-noise, 3.2-GHz 15-output JESD204C clock jitter cleaner LMK04832-SP Radiation-hardened-assured (RHA), ultra-low-noise, 3.2-GHz, 15-output clock jitter cleaner
Oscillators
LMK60A0-148351 148.352-MHz, LVDS, high-performance, low jitter, differential oscillator LMK60A0-148M 148.5-MHz, LVDS, high-performance, low jitter, differential oscillator LMK60E0-156257 156.257-MHz, LVPECL, ±25 ppm, high-performance, low-jitter oscillator LMK60E0-156M 156.5-MHz, LVPECL, ±25 ppm, high-performance, low-jitter oscillator LMK60E0-212M 212.5-MHz, LVPECL, ±25 ppm, high-performance, low-jitter oscillator LMK60E2-100M 100.0-MHz, LVPECL, ±50 ppm, high-performance, low-jitter oscillator LMK60E2-125M 125-MHz, LVPECL, ±50 ppm, high-performance, low-jitter oscillator LMK60E2-150M 150-MHz, LVPECL, ±50 ppm, low jitter, standard oscillator LMK60E2-156M 156.25-MHz, LVPECL, ±50 ppm, high-performance, low-jitter oscillator LMK60I2-100M 100-MHz, HCSL, ±50 ppm, high-performance, low-jitter oscillator LMK60I2-322M 322.27-MHz, HCSL, ±50 ppm, high-performance, low-jitter oscillator LMK61A2-100M 100-MHz, ±50 ppm, LVDS ultra-low jitter standard differential oscillator LMK61A2-125M 125-MHz, ±50 ppm, LVDS ultra-low jitter standard differential oscillator LMK61A2-156M 156.25-MHz, ±50 ppm, LVDS ultra-low jitter standard differential oscillator LMK61A2-312M 312.5-MHz, ±50 ppm, LVDS ultra-low jitter standard differential oscillator LMK61A2-644M LVDS ultra-low jitter programmable oscillator with internal EEPROM LMK61E0-050M 50-MHz, LVPECL ±25 ppm, ultra-low jitter, standard differential oscillator LMK61E0-155M 155.52-MHz, LVPECL ±25 ppm, ultra-low jitter, standard differential oscillator LMK61E0-156M 156.25-MHz, ±25 ppm, LVPECL ultra-low jitter standard differential oscillator LMK61E07 Multi-signal format, ultra-low jitter programmable oscillator with internal EEPROM LMK61E08 Ultra-low jitter programmable oscillator with internal EEPROM LMK61E0M LVCMOS ultra-low jitter programmable oscillator with internal EEPROM LMK61E2 Ultra-low jitter, EEPROM programmable oscillator for medical imaging and test and measurement LMK61E2-100M 100-MHz, ±50 ppm, LVPECL ultra-low jitter standard differential oscillator LMK61E2-125M 125-MHz, ±50 ppm, LVPECL ultra-low jitter standard differential oscillator LMK61E2-156M 156.25-MHz, ±50 ppm, LVPECL ultra-low jitter standard differential oscillator LMK61E2-312M 312.5-MHz, ±50 ppm, LVPECL ultra-low jitter standard differential oscillator LMK61I2-100M 100-MHz, ±50 ppm, HCSL ultra-low jitter standard differential oscillator LMK61PD0A2 ±50 ppm, ultra-low jitter, pin selectable, differential oscillator LMK62A2-100M 100-MHz, LVDS ±50 ppm, high-performance, low-jitter, standard oscillator LMK62A2-150M 150-MHz, LVDS ±50 ppm, high-performance, low-jitter, standard oscillator LMK62A2-156M 156.25-MHz, LVDS ±50 ppm, high-performance, low-jitter oscillator LMK62A2-200M 200-MHz, LVDS ±50 ppm, high-performance, low-jitter, standard oscillator LMK62A2-266M 266.66-MHz, LVDS ±50 ppm, high-performance, low-jitter, standard oscillator LMK62E0-156M 156.25-MHz, LVPECL, ±25 ppm, high-performance, low-jitter oscillator LMK62E2-100M 100-MHz, LVPECL, ±50 ppm, high-performance, low-jitter oscillator LMK62E2-156M 156.25-MHz, LVPECL, ±50 ppm, high-performance, low jitter, standard oscillator LMK62I0-100M 100-MHz, HCSL, ±25 ppm, high-performance, low-jitter oscillator LMK62I0-156M 156.25-MHz, HCSL, ±25 ppm, high-performance, low-jitter oscillator LMK6C Low-jitter, high-performance, bulk-acoustic-wave (BAW) fixed-frequency LVCMOS oscillator LMK6D Low-jitter, high-performance, bulk-acoustic-wave (BAW) fixed-frequency LVDS oscillator LMK6H Low-jitter, high-performance, bulk-acoustic-wave (BAW) fixed-frequency HCSL oscillator LMK6P Low-jitter, high-performance, bulk-acoustic-wave (BAW) fixed-frequency LVPECL oscillator
Hardware development
Evaluation board
LMK04832EVM LMK04832 JESD204B Clock Jitter Cleaner/Clock Generator/Distribution Evaluation Module LMX2571EPEVM LMX2571-EP evaluation module for 1.34-GHz, low-power, extreme-temperature RF synthesizer LMX2594PSEVM LMX2594 evaluation module for 15-GHz RF synthesizer with multiple-device phase synchronization XMICR-3P-LMX2492 LMX2492 X-MWblock evaluation modules XMICR-3P-LMX2572 LMX2572 X-MWblock evaluation modules XMICR-3P-LMX2592 LMX2592 X-MWblock evaluation modules XMICR-3P-LMX2594 LMX2594 X-MWblock evaluation modules XMICR-3P-LMX2595 LMX2595 X-MWblock evaluation modules
Software
Support software
LMX9830-SW LMX9830 Application Notes, Software, and Tools LMX9838-SW LMX9838 Application Notes, Software, and Tools
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins CAD symbols, footprints & 3D models
VQFN (RGT) 16 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos