XMICR-3P-LMX2492
概述
X-MWblocks consist of RF and Microwave “Drop-In” components that can be used individually for prototyping or in production assemblies. X-MWblocks are easy to test, integrate, align, and configure to 60 GHz and beyond. No messy Sweat Soldering or Silver Epoxy processes are required. X-MWblocks are highly characterized with S-Parameter models and connect with a patented solder-less interconnect technology.
This X-MWblock incorporates the LMX2492 phased lock loop. The LMX2492 is a 500MHz to 14GHz wideband, low noise fractional-N PLL with ramp/chirp generation capability.
射频 PLL 与合成器
立即订购并开发
PLLATINUMSIM-SW — PLLatinum Sim Tool
产品
时钟缓冲器
时钟发生器
时钟抖动清除器
Oscillators
硬件开发
评估板
发布信息
Bug fixes
最新信息
- Added LMK6H/D/C/P family of oscillators
- Added LMK61 oscillator
- Added LMK3H oscillator
- Added LMX1205
TICSPRO-SW — TICS Pro GUI and Live Programming Tool for Clocking Devices
TICS Pro 1.7.7.9 installer binary for Windows operating system
产品
时钟发生器
时钟缓冲器
Oscillators
时钟抖动清除器
时钟网络同步器
射频 PLL 与合成器
硬件开发
评估板
文档
TICS Pro 1.7.7.9 Release Notes
TICS Pro 1.7.7.9 Software Manifest
发布信息
NOTE: v1.7.7.8 was withdrawn due to the installer being built with an older version of several profiles. v1.7.7.9 includes the correct files, and is otherwise identical to v1.7.7.8.
Bug Fixes
- Start Page: dimming improvements for unused input references, force FB config 1 only and require manual copying for FB config 2
- Validation Page: DPLL LOFL validation registers for FB2 are programmed for cases where FB2 is used
- ZDM Page: Added relative time calculations for DPLLx_PH_OFFSET
- Programming Page: Added DPLL loop filter register generator, clearly indicate ROM-only registers for post-EEPROM boot sequence
- LMK5B12212 will now calculate loop filter values
- LMK5B12212 and LMK5C12212A "Read Status" and "Read RO Regs" buttons fixed
- LMK5B12212 and LMK5C12212A corrected PLL1 VCO post-divider frequency on OUT0&1, OUT2&3 pages
- Improved accuracy of frequency error warnings
- Frequency Planner: OUT0/OUT1 CMOS and LDO voltage are now correctly set, REFx for OUT0 or OUT1 is now correctly set
- ZDM configuration now fails more gracefully for unsupported non-integer input/output attempts
Known Issues
- NEW: LMK5B and LMK5C family - In some cases, "Assign Selected VCO Settings to Device" and "Apply Output Clock Settings to Device" may need to be pressed twice for certain cascaded configurations to display correctly
- LMK5C33216 - When cascading from VCO3 to DPLL input, the divide value must manually be entered into DPLLx_REF5_RDIV as ( VCO3 output frequency / DPLLx TDC frequency )
- LMK05318 - In some cases, it is necessary to press "Calculate Frequency Plan" twice for correct VCO2 frequency. This issue is resolved in LMK05318B GUI.
- Burst mode page looping requires long delays to halt, and halting may crash the GUI. If possible, do not loop in burst mode.
- User Controls page can sometimes become desynchronized from Raw Registers and other pages. Refer to Raw Registers or other pages for correct values. Saving/Loading and Import/Export of register data is unaffected, and register data will still be written to and read from connected devices correctly.
相关设计资源
硬件开发
评估板
软件开发
应用软件和框架
支持与培训
视频系列
观看所有视频视频
免责声明
以上特定信息和资源(包括非 TI 网站的链接)可能由 TI 第三方合作伙伴提供,仅供您方便查阅之用。TI 不是该类信息和资源等内容的提供方,也不对其负责,在您将其用于预期用途时,应由您自行对其进行认真评估。此处包含该类信息和资源并不意味着 TI 认可任何第三方公司,且无论任何第三方产品或服务是单独使用还是与任何 TI 产品或服务结合使用,均不得将该类信息和资源视为对任何第三方产品或服务适用性的保证或陈述。