产品详情

Sample rate (max) (Msps) 105 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 570 Features High Performance Rating Space Peak-to-peak input voltage range (V) 2.2 Power consumption (typ) (mW) 1900 Architecture Pipeline SNR (dB) 72.4 ENOB (Bits) 11.7 SFDR (dB) 82.6 Operating temperature range (°C) -55 to 125 Input buffer No
Sample rate (max) (Msps) 105 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 570 Features High Performance Rating Space Peak-to-peak input voltage range (V) 2.2 Power consumption (typ) (mW) 1900 Architecture Pipeline SNR (dB) 72.4 ENOB (Bits) 11.7 SFDR (dB) 82.6 Operating temperature range (°C) -55 to 125 Input buffer No
CFP (HFG) 52 363.474225 mm² 19.065 x 19.065
  • 14-Bit Resolution
  • 105-MSPS Maximum Sample Rate
  • SNR = 70 dBc at 105 MSPS and 50 MHz IF
  • SFDR = 78 dBc at 105 MSPS and 50 MHz IF
  • 2.2-VPP Differential Input Range
  • 5-V Supply Operation
  • 3.3-V CMOS Compatible Outputs
  • 2.3-W Total Power Dissipation
  • 2s Complement Output Format
  • On-Chip Input Analog Buffer, Track and Hold, and Reference Circuit
  • 52-Pin Ceramic Nonconductive Tie-Bar Package (HFG)
  • Military Temperature Range
    ( –55°C to 125°C Tcase)
  • QML-V Qualified, SMD 5962-07206
  • Engineering Evaluation (/EM) Samples are Available(1)
  • APPLICATIONS
    • Single and Multichannel Digital Receivers
    • Base Station Infrastructure
    • Instrumentation
    • Video and Imaging
  • APPLICATIONS
    • Clocking: CDC7005
    • Amplifiers: OPA695, THS4509
  • (1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (e.g. No Burn-In, etc.) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to 125°C or operating life.

    • 14-Bit Resolution
    • 105-MSPS Maximum Sample Rate
    • SNR = 70 dBc at 105 MSPS and 50 MHz IF
    • SFDR = 78 dBc at 105 MSPS and 50 MHz IF
    • 2.2-VPP Differential Input Range
    • 5-V Supply Operation
    • 3.3-V CMOS Compatible Outputs
    • 2.3-W Total Power Dissipation
    • 2s Complement Output Format
    • On-Chip Input Analog Buffer, Track and Hold, and Reference Circuit
    • 52-Pin Ceramic Nonconductive Tie-Bar Package (HFG)
    • Military Temperature Range
      ( –55°C to 125°C Tcase)
    • QML-V Qualified, SMD 5962-07206
    • Engineering Evaluation (/EM) Samples are Available(1)
    • APPLICATIONS
      • Single and Multichannel Digital Receivers
      • Base Station Infrastructure
      • Instrumentation
      • Video and Imaging
  • APPLICATIONS
    • Clocking: CDC7005
    • Amplifiers: OPA695, THS4509
  • (1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (e.g. No Burn-In, etc.) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to 125°C or operating life.

    The ADS5424 is a 14-bit, 105-MSPS analog-to-digital converter (ADC) that operates from a 5-V supply, while providing 3.3-V CMOS compatible digital outputs. The ADS5424 input buffer isolates the internal switching of the on-chip track and hold (T&H) from disturbing the signal source. An internal reference generator is also provided to further simplify the system design. The ADS5424 has outstanding low noise and linearity, over input frequency. With only a 2.2-VPP input range, ADS5424 simplifies the design of multicarrier applications, where the carriers are selected on the digital domain.

    The ADS5424 is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The ADS5424 is built on state of the art Texas Instruments complementary bipolar process (BiCom3) and is specified over full military temperature range (–55°C to 125°C Tcase)

    This CQFP package has built-in vias that electrically and thermally connect the bottom of the die to a pad on the bottom of the package. To efficiently remove heat and provide a low-impedance ground path, a thermal land is required on the surface of the PCB directly underneath the body of the package. During normal surface mount flow solder operations, the heat pad on the underside of the package is soldered to this thermal land creating an efficient thermal path. Normally, the PCB thermal land has a number of thermal vias within it that provide a thermal path to internal copper areas (or to the opposite side of the PCB) that provide for more efficient heat removal. TI typically recommends a 16-mm2 board-mount thermal pad. This allows maximum area for thermal dissipation, while keeping leads away from the pad area to prevent solder bridging. A sufficient quantity of thermal/electrical vias must be included to keep the device within recommended operating conditions. This pad must be electrically at ground potential.

    The ADS5424 is a 14-bit, 105-MSPS analog-to-digital converter (ADC) that operates from a 5-V supply, while providing 3.3-V CMOS compatible digital outputs. The ADS5424 input buffer isolates the internal switching of the on-chip track and hold (T&H) from disturbing the signal source. An internal reference generator is also provided to further simplify the system design. The ADS5424 has outstanding low noise and linearity, over input frequency. With only a 2.2-VPP input range, ADS5424 simplifies the design of multicarrier applications, where the carriers are selected on the digital domain.

    The ADS5424 is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The ADS5424 is built on state of the art Texas Instruments complementary bipolar process (BiCom3) and is specified over full military temperature range (–55°C to 125°C Tcase)

    This CQFP package has built-in vias that electrically and thermally connect the bottom of the die to a pad on the bottom of the package. To efficiently remove heat and provide a low-impedance ground path, a thermal land is required on the surface of the PCB directly underneath the body of the package. During normal surface mount flow solder operations, the heat pad on the underside of the package is soldered to this thermal land creating an efficient thermal path. Normally, the PCB thermal land has a number of thermal vias within it that provide a thermal path to internal copper areas (or to the opposite side of the PCB) that provide for more efficient heat removal. TI typically recommends a 16-mm2 board-mount thermal pad. This allows maximum area for thermal dissipation, while keeping leads away from the pad area to prevent solder bridging. A sufficient quantity of thermal/electrical vias must be included to keep the device within recommended operating conditions. This pad must be electrically at ground potential.

    下载 观看带字幕的视频 视频

    技术文档

    star =有关此产品的 TI 精选热门文档
    未找到结果。请清除搜索并重试。
    查看全部 16
    顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
    * 数据表 Class V, 14 Bit, 105 MSPS Analog-to-Digital Converter 数据表 (Rev. D) 2013年 9月 16日
    * 辐射与可靠性报告 ADS5424-SP Radiation Report 2016年 12月 5日
    * SMD ADS5424-SP SMD 5962-07206 2016年 7月 8日
    * 辐射与可靠性报告 ADS5424 SEE Report 2015年 3月 26日
    应用简报 经 DLA 批准的 QML 产品优化 (Rev. C) PDF | HTML 英语版 (Rev.C) PDF | HTML 2025年 8月 18日
    应用手册 重离子轨道环境单粒子效应估算 (Rev. B) PDF | HTML 英语版 (Rev.B) PDF | HTML 2025年 7月 7日
    选择指南 TI Space Products (Rev. K) 2025年 4月 4日
    更多文献资料 TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. B) 2025年 2月 20日
    应用手册 单粒子效应置信区间计算 (Rev. A) PDF | HTML 英语版 (Rev.A) PDF | HTML 2022年 12月 2日
    应用手册 Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) 2010年 9月 10日
    应用手册 Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio 2009年 4月 28日
    应用手册 所选封装材料的热学和电学性质 2008年 10月 16日
    应用手册 模数规格和性能特性术语表 (Rev. A) 最新英语版本 (Rev.B) 2008年 10月 16日
    应用手册 高速数据转换 英语版 2008年 10月 16日
    应用手册 CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008年 6月 8日
    应用手册 Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008年 6月 2日

    设计与开发

    如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

    仿真模型

    ADS5424-SP IBIS MDOEL

    SLAM281.ZIP (15 KB) - IBIS Model
    计算工具

    ANALOG-ENGINEER-CALC PC software analog engineer's calculator

    The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

    支持的产品和硬件

    支持的产品和硬件

    模拟工具

    PSPICE-FOR-TI — PSpice® for TI 设计和仿真工具

    PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

    借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。 

    在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
    封装 引脚 CAD 符号、封装和 3D 模型
    CFP (HFG) 52 Ultra Librarian

    订购和质量

    包含信息:
    • RoHS
    • REACH
    • 器件标识
    • 引脚镀层/焊球材料
    • MSL 等级/回流焊峰值温度
    • MTBF/时基故障估算
    • 材料成分
    • 鉴定摘要
    • 持续可靠性监测
    包含信息:
    • 制造厂地点
    • 封装厂地点

    支持和培训

    视频